mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-15 04:30:12 +00:00
692ee102eb
* Added R600_Reg64 class
* Added T#Index#.XY registers definition
* Added v2i32 register reads from parameter and global space
* Added f32 and i32 elements extraction from v2f32 and v2i32
* Added v2i32 -> v2f32 conversions
Tom Stellard:
- Mark vec2 operations as expand. The addition of a vec2 register
class made them all legal.
Patch by: Dmitry Cherkassov
Signed-off-by: Dmitry Cherkassov <dcherkassov@gmail.com>
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@187582 91177308-0d34-0410-b5e6-96231b3b80d8
25 lines
952 B
LLVM
25 lines
952 B
LLVM
; RUN: llc < %s -march=r600 -mcpu=redwood | FileCheck --check-prefix=EG-CHECK %s
|
|
; RUN: llc < %s -march=r600 -mcpu=SI | FileCheck --check-prefix=SI-CHECK %s
|
|
|
|
; load a v2i32 value from the global address space.
|
|
; EG-CHECK: @load_v2i32
|
|
; EG-CHECK: VTX_READ_64 T{{[0-9]+}}.XY, T{{[0-9]+}}.X, 0
|
|
; SI-CHECK: @load_v2i32
|
|
; SI-CHECK: BUFFER_LOAD_DWORDX2 VGPR{{[0-9]+}}
|
|
define void @load_v2i32(<2 x i32> addrspace(1)* %out, <2 x i32> addrspace(1)* %in) {
|
|
%a = load <2 x i32> addrspace(1) * %in
|
|
store <2 x i32> %a, <2 x i32> addrspace(1)* %out
|
|
ret void
|
|
}
|
|
|
|
; load a v4i32 value from the global address space.
|
|
; EG-CHECK: @load_v4i32
|
|
; EG-CHECK: VTX_READ_128 T{{[0-9]+}}.XYZW, T{{[0-9]+}}.X, 0
|
|
; SI-CHECK: @load_v4i32
|
|
; SI-CHECK: BUFFER_LOAD_DWORDX4 VGPR{{[0-9]+}}
|
|
define void @load_v4i32(<4 x i32> addrspace(1)* %out, <4 x i32> addrspace(1)* %in) {
|
|
%a = load <4 x i32> addrspace(1) * %in
|
|
store <4 x i32> %a, <4 x i32> addrspace(1)* %out
|
|
ret void
|
|
}
|