llvm-6502/test/CodeGen/X86/sse-align-4.ll
Dan Gohman 4106f3714e Implement initial memory alignment awareness for SSE instructions. Vector loads
and stores that have a specified alignment of less than 16 bytes now use
instructions that support misaligned memory references.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@40015 91177308-0d34-0410-b5e6-96231b3b80d8
2007-07-18 20:23:34 +00:00

13 lines
303 B
LLVM

; RUN: llvm-as < %s | llc -march=x86-64 | grep movup | wc -l | grep 2
define void @foo(<4 x float>* %p, <4 x float> %x)
{
store <4 x float> %x, <4 x float>* %p, align 4
ret void
}
define void @bar(<2 x double>* %p, <2 x double> %x)
{
store <2 x double> %x, <2 x double>* %p, align 8
ret void
}