mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-23 02:29:18 +00:00
This ensures the inline assembly register constraints are properly recognised in TargetLowering::getRegForInlineAsmConstraint. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@217479 91177308-0d34-0410-b5e6-96231b3b80d8
14 lines
265 B
LLVM
14 lines
265 B
LLVM
; RUN: llc < %s | FileCheck %s
|
|
|
|
target datalayout = "e-m:e-p:16:16-i32:16:32-a:16-n8:16"
|
|
target triple = "msp430---elf"
|
|
|
|
define void @test() {
|
|
entry:
|
|
; CHECK-LABEL: test:
|
|
; CHECK: push.w r10
|
|
call void asm sideeffect "", "~{r10}"()
|
|
; CHECK: pop.w r10
|
|
ret void
|
|
}
|