Timur Iskhodzhanov 0a5843e3b1 Fix COFF section index relocation should be 16 bits, not 32 ... Original patch by Andrey Guskov! http://reviews.llvm.org/D5651 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@219327 91177308-0d34-0410-b5e6-96231b3b80d8		2014-10-08 18:01:49 +00:00
..
AArch64	[AArch64] Allow access to all system registers with MRS/MSR instructions.	2014-10-01 10:13:59 +00:00
ARM	Revert "Revert "DI: Fold constant arguments into a single MDString""	2014-10-03 20:01:09 +00:00
AsmParser	MC: AsmLexer: handle multi-character CommentStrings correctly	2014-08-14 02:51:43 +00:00
COFF	Fix COFF section index relocation should be 16 bits, not 32	2014-10-08 18:01:49 +00:00
Disassembler	[X86] Fix a bug where the disassembler was ignoring the VEX.W bit in 32-bit mode for certain instructions it shouldn't.	2014-10-07 07:29:50 +00:00
ELF	Revert "Revert "DI: Fold constant arguments into a single MDString""	2014-10-03 20:01:09 +00:00
MachO	MachObjectWriter: optimize the string table for common suffices	2014-10-06 17:05:19 +00:00
Markup	MC: Simple example parser for MC assembly markup.	2012-10-31 23:24:13 +00:00
Mips	[mips] Print warning when using register names not available in N32/64	2014-10-03 15:37:37 +00:00
PowerPC	Object: BSS/virtual sections don't have contents	2014-09-26 22:32:16 +00:00
Sparc	Reduce verbiage of lit.local.cfg files	2014-06-09 22:42:55 +00:00
SystemZ	Exclude known and bugzilled failures from UBSan bootstrap	2014-09-17 20:17:52 +00:00
X86	MC: Use @IMGREL instead of @IMGREL32, which we can't parse	2014-09-25 02:09:18 +00:00