mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-18 12:29:21 +00:00
review feedback. -enable-eh is still accepted but doesn't do anything. EH intrinsics use Dwarf EH if the target supports that, and are handled by LowerInvoke otherwise. The separation of the EH table and frame move data is, I think, logically figured out, but either one still causes full EH info to be generated (not sure how to split the metadata correctly). MachineModuleInfo::needsFrameInfo is no longer used and is removed. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@49064 91177308-0d34-0410-b5e6-96231b3b80d8
271 lines
8.8 KiB
C++
271 lines
8.8 KiB
C++
//===-- LLVMTargetMachine.cpp - Implement the LLVMTargetMachine class -----===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file implements the LLVMTargetMachine class.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#include "llvm/Target/TargetMachine.h"
|
|
#include "llvm/PassManager.h"
|
|
#include "llvm/Pass.h"
|
|
#include "llvm/Assembly/PrintModulePass.h"
|
|
#include "llvm/Analysis/LoopPass.h"
|
|
#include "llvm/CodeGen/Passes.h"
|
|
#include "llvm/CodeGen/Collector.h"
|
|
#include "llvm/Target/TargetOptions.h"
|
|
#include "llvm/Target/TargetAsmInfo.h"
|
|
#include "llvm/Transforms/Scalar.h"
|
|
#include "llvm/Support/CommandLine.h"
|
|
using namespace llvm;
|
|
|
|
static cl::opt<bool> PrintLSR("print-lsr-output", cl::Hidden,
|
|
cl::desc("Print LLVM IR produced by the loop-reduce pass"));
|
|
static cl::opt<bool> PrintISelInput("print-isel-input", cl::Hidden,
|
|
cl::desc("Print LLVM IR input to isel pass"));
|
|
static cl::opt<bool> PrintEmittedAsm("print-emitted-asm", cl::Hidden,
|
|
cl::desc("Dump emitter generated instructions as assembly"));
|
|
static cl::opt<bool> PrintGCInfo("print-gc", cl::Hidden,
|
|
cl::desc("Dump garbage collector data"));
|
|
|
|
// Hidden options to help debugging
|
|
static cl::opt<bool>
|
|
EnableSinking("enable-sinking", cl::init(false), cl::Hidden,
|
|
cl::desc("Perform sinking on machine code"));
|
|
static cl::opt<bool>
|
|
AlignLoops("align-loops", cl::init(true), cl::Hidden,
|
|
cl::desc("Align loop headers"));
|
|
static cl::opt<bool>
|
|
PerformLICM("machine-licm",
|
|
cl::init(false), cl::Hidden,
|
|
cl::desc("Perform loop-invariant code motion on machine code"));
|
|
|
|
// When this works it will be on by default.
|
|
static cl::opt<bool>
|
|
DisablePostRAScheduler("disable-post-RA-scheduler",
|
|
cl::desc("Disable scheduling after register allocation"),
|
|
cl::init(true));
|
|
|
|
FileModel::Model
|
|
LLVMTargetMachine::addPassesToEmitFile(PassManagerBase &PM,
|
|
std::ostream &Out,
|
|
CodeGenFileType FileType,
|
|
bool Fast) {
|
|
// Standard LLVM-Level Passes.
|
|
|
|
// Run loop strength reduction before anything else.
|
|
if (!Fast) {
|
|
PM.add(createLoopStrengthReducePass(getTargetLowering()));
|
|
if (PrintLSR)
|
|
PM.add(new PrintFunctionPass("\n\n*** Code after LSR ***\n", &cerr));
|
|
}
|
|
|
|
PM.add(createGCLoweringPass());
|
|
|
|
if (!getTargetAsmInfo()->doesSupportExceptionHandling())
|
|
PM.add(createLowerInvokePass(getTargetLowering()));
|
|
|
|
// Make sure that no unreachable blocks are instruction selected.
|
|
PM.add(createUnreachableBlockEliminationPass());
|
|
|
|
if (!Fast)
|
|
PM.add(createCodeGenPreparePass(getTargetLowering()));
|
|
|
|
if (PrintISelInput)
|
|
PM.add(new PrintFunctionPass("\n\n*** Final LLVM Code input to ISel ***\n",
|
|
&cerr));
|
|
|
|
// Ask the target for an isel.
|
|
if (addInstSelector(PM, Fast))
|
|
return FileModel::Error;
|
|
|
|
// Print the instruction selected machine code...
|
|
if (PrintMachineCode)
|
|
PM.add(createMachineFunctionPrinterPass(cerr));
|
|
|
|
if (PerformLICM)
|
|
PM.add(createMachineLICMPass());
|
|
|
|
if (EnableSinking)
|
|
PM.add(createMachineSinkingPass());
|
|
|
|
// Perform register allocation to convert to a concrete x86 representation
|
|
PM.add(createRegisterAllocator());
|
|
|
|
if (PrintMachineCode)
|
|
PM.add(createMachineFunctionPrinterPass(cerr));
|
|
|
|
PM.add(createLowerSubregsPass());
|
|
|
|
if (PrintMachineCode) // Print the subreg lowered code
|
|
PM.add(createMachineFunctionPrinterPass(cerr));
|
|
|
|
// Run post-ra passes.
|
|
if (addPostRegAlloc(PM, Fast) && PrintMachineCode)
|
|
PM.add(createMachineFunctionPrinterPass(cerr));
|
|
|
|
// Insert prolog/epilog code. Eliminate abstract frame index references...
|
|
PM.add(createPrologEpilogCodeInserter());
|
|
|
|
// Second pass scheduler.
|
|
if (!Fast && !DisablePostRAScheduler)
|
|
PM.add(createPostRAScheduler());
|
|
|
|
// Branch folding must be run after regalloc and prolog/epilog insertion.
|
|
if (!Fast)
|
|
PM.add(createBranchFoldingPass(getEnableTailMergeDefault()));
|
|
|
|
PM.add(createGCMachineCodeAnalysisPass());
|
|
if (PrintMachineCode)
|
|
PM.add(createMachineFunctionPrinterPass(cerr));
|
|
|
|
if (PrintGCInfo)
|
|
PM.add(createCollectorMetadataPrinter(*cerr));
|
|
|
|
// Fold redundant debug labels.
|
|
PM.add(createDebugLabelFoldingPass());
|
|
|
|
if (PrintMachineCode) // Print the register-allocated code
|
|
PM.add(createMachineFunctionPrinterPass(cerr));
|
|
|
|
if (addPreEmitPass(PM, Fast) && PrintMachineCode)
|
|
PM.add(createMachineFunctionPrinterPass(cerr));
|
|
|
|
if (AlignLoops && !OptimizeForSize)
|
|
PM.add(createLoopAlignerPass());
|
|
|
|
switch (FileType) {
|
|
default:
|
|
break;
|
|
case TargetMachine::AssemblyFile:
|
|
if (addAssemblyEmitter(PM, Fast, Out))
|
|
return FileModel::Error;
|
|
return FileModel::AsmFile;
|
|
case TargetMachine::ObjectFile:
|
|
if (getMachOWriterInfo())
|
|
return FileModel::MachOFile;
|
|
else if (getELFWriterInfo())
|
|
return FileModel::ElfFile;
|
|
}
|
|
|
|
return FileModel::Error;
|
|
}
|
|
|
|
/// addPassesToEmitFileFinish - If the passes to emit the specified file had to
|
|
/// be split up (e.g., to add an object writer pass), this method can be used to
|
|
/// finish up adding passes to emit the file, if necessary.
|
|
bool LLVMTargetMachine::addPassesToEmitFileFinish(PassManagerBase &PM,
|
|
MachineCodeEmitter *MCE,
|
|
bool Fast) {
|
|
if (MCE)
|
|
addSimpleCodeEmitter(PM, Fast, PrintEmittedAsm, *MCE);
|
|
|
|
PM.add(createCollectorMetadataDeleter());
|
|
|
|
// Delete machine code for this function
|
|
PM.add(createMachineCodeDeleter());
|
|
|
|
return false; // success!
|
|
}
|
|
|
|
/// addPassesToEmitMachineCode - Add passes to the specified pass manager to
|
|
/// get machine code emitted. This uses a MachineCodeEmitter object to handle
|
|
/// actually outputting the machine code and resolving things like the address
|
|
/// of functions. This method should returns true if machine code emission is
|
|
/// not supported.
|
|
///
|
|
bool LLVMTargetMachine::addPassesToEmitMachineCode(PassManagerBase &PM,
|
|
MachineCodeEmitter &MCE,
|
|
bool Fast) {
|
|
// Standard LLVM-Level Passes.
|
|
|
|
// Run loop strength reduction before anything else.
|
|
if (!Fast) {
|
|
PM.add(createLoopStrengthReducePass(getTargetLowering()));
|
|
if (PrintLSR)
|
|
PM.add(new PrintFunctionPass("\n\n*** Code after LSR ***\n", &cerr));
|
|
}
|
|
|
|
PM.add(createGCLoweringPass());
|
|
|
|
if (!getTargetAsmInfo()->doesSupportExceptionHandling())
|
|
PM.add(createLowerInvokePass(getTargetLowering()));
|
|
|
|
// Make sure that no unreachable blocks are instruction selected.
|
|
PM.add(createUnreachableBlockEliminationPass());
|
|
|
|
if (!Fast)
|
|
PM.add(createCodeGenPreparePass(getTargetLowering()));
|
|
|
|
if (PrintISelInput)
|
|
PM.add(new PrintFunctionPass("\n\n*** Final LLVM Code input to ISel ***\n",
|
|
&cerr));
|
|
|
|
// Ask the target for an isel.
|
|
if (addInstSelector(PM, Fast))
|
|
return true;
|
|
|
|
// Print the instruction selected machine code...
|
|
if (PrintMachineCode)
|
|
PM.add(createMachineFunctionPrinterPass(cerr));
|
|
|
|
if (PerformLICM)
|
|
PM.add(createMachineLICMPass());
|
|
|
|
if (EnableSinking)
|
|
PM.add(createMachineSinkingPass());
|
|
|
|
// Perform register allocation to convert to a concrete x86 representation
|
|
PM.add(createRegisterAllocator());
|
|
|
|
if (PrintMachineCode)
|
|
PM.add(createMachineFunctionPrinterPass(cerr));
|
|
|
|
PM.add(createLowerSubregsPass());
|
|
|
|
if (PrintMachineCode) // Print the subreg lowered code
|
|
PM.add(createMachineFunctionPrinterPass(cerr));
|
|
|
|
// Run post-ra passes.
|
|
if (addPostRegAlloc(PM, Fast) && PrintMachineCode)
|
|
PM.add(createMachineFunctionPrinterPass(cerr));
|
|
|
|
// Insert prolog/epilog code. Eliminate abstract frame index references...
|
|
PM.add(createPrologEpilogCodeInserter());
|
|
|
|
if (PrintMachineCode) // Print the register-allocated code
|
|
PM.add(createMachineFunctionPrinterPass(cerr));
|
|
|
|
// Second pass scheduler.
|
|
if (!Fast)
|
|
PM.add(createPostRAScheduler());
|
|
|
|
// Branch folding must be run after regalloc and prolog/epilog insertion.
|
|
if (!Fast)
|
|
PM.add(createBranchFoldingPass(getEnableTailMergeDefault()));
|
|
|
|
PM.add(createGCMachineCodeAnalysisPass());
|
|
if (PrintMachineCode)
|
|
PM.add(createMachineFunctionPrinterPass(cerr));
|
|
|
|
if (PrintGCInfo)
|
|
PM.add(createCollectorMetadataPrinter(*cerr));
|
|
|
|
if (addPreEmitPass(PM, Fast) && PrintMachineCode)
|
|
PM.add(createMachineFunctionPrinterPass(cerr));
|
|
|
|
addCodeEmitter(PM, Fast, PrintEmittedAsm, MCE);
|
|
|
|
PM.add(createCollectorMetadataDeleter());
|
|
|
|
// Delete machine code for this function
|
|
PM.add(createMachineCodeDeleter());
|
|
|
|
return false; // success!
|
|
}
|