mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-19 19:29:31 +00:00
795ba6cabd
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@5317 91177308-0d34-0410-b5e6-96231b3b80d8
41 lines
1.6 KiB
C++
41 lines
1.6 KiB
C++
//===-- llvm/CodeGen/InstrSelectionSupport.h --------------------*- C++ -*-===//
|
|
//
|
|
// Target-independent instruction selection code. See SparcInstrSelection.cpp
|
|
// for usage.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef LLVM_CODEGEN_INSTR_SELECTION_SUPPORT_H
|
|
#define LLVM_CODEGEN_INSTR_SELECTION_SUPPORT_H
|
|
|
|
#include "llvm/CodeGen/MachineInstr.h"
|
|
#include "Support/DataTypes.h"
|
|
class InstructionNode;
|
|
class TargetMachine;
|
|
class Instruction;
|
|
|
|
//---------------------------------------------------------------------------
|
|
// Function: ChooseRegOrImmed
|
|
//
|
|
// Purpose:
|
|
//
|
|
//---------------------------------------------------------------------------
|
|
|
|
MachineOperand::MachineOperandType ChooseRegOrImmed(
|
|
Value* val,
|
|
MachineOpCode opCode,
|
|
const TargetMachine& targetMachine,
|
|
bool canUseImmed,
|
|
unsigned& getMachineRegNum,
|
|
int64_t& getImmedValue);
|
|
|
|
MachineOperand::MachineOperandType ChooseRegOrImmed(int64_t intValue,
|
|
bool isSigned,
|
|
MachineOpCode opCode,
|
|
const TargetMachine& target,
|
|
bool canUseImmed,
|
|
unsigned& getMachineRegNum,
|
|
int64_t& getImmedValue);
|
|
|
|
#endif
|