mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-10-15 20:26:36 +00:00
73f50d9bc3
into XXXGenRegisterInfo.inc. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@133922 91177308-0d34-0410-b5e6-96231b3b80d8
50 lines
1.6 KiB
C++
50 lines
1.6 KiB
C++
//===- RegisterInfoEmitter.h - Generate a Register File Desc. ---*- C++ -*-===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This tablegen backend is responsible for emitting a description of a target
|
|
// register file for a code generator. It uses instances of the Register,
|
|
// RegisterAliases, and RegisterClass classes to gather this information.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef REGISTER_INFO_EMITTER_H
|
|
#define REGISTER_INFO_EMITTER_H
|
|
|
|
#include "TableGenBackend.h"
|
|
|
|
namespace llvm {
|
|
|
|
class CodeGenRegBank;
|
|
class CodeGenTarget;
|
|
|
|
class RegisterInfoEmitter : public TableGenBackend {
|
|
RecordKeeper &Records;
|
|
public:
|
|
RegisterInfoEmitter(RecordKeeper &R) : Records(R) {}
|
|
|
|
// runEnums - Print out enum values for all of the registers.
|
|
void runEnums(raw_ostream &o, CodeGenTarget &Target, CodeGenRegBank &Bank);
|
|
|
|
// runHeader - Emit a header fragment for the register info emitter.
|
|
void runHeader(raw_ostream &o, CodeGenTarget &Target);
|
|
|
|
// runMCDesc - Print out MC register descriptions.
|
|
void runMCDesc(raw_ostream &o, CodeGenTarget &Target, CodeGenRegBank &Bank);
|
|
|
|
// runTargetDesc - Output the target register and register file descriptions.
|
|
void runTargetDesc(raw_ostream &o, CodeGenTarget &Target, CodeGenRegBank &Bank);
|
|
|
|
// run - Output the register file description.
|
|
void run(raw_ostream &o);
|
|
};
|
|
|
|
} // End llvm namespace
|
|
|
|
#endif
|