6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-08-23 17:29:19 +00:00
Code Issues Projects Releases Wiki Activity
10a56a29ef
llvm-6502/test/CodeGen
History
NAKAMURA Takumi 10a56a29ef llvm/test/CodeGen/R600/fminnum.ll: Relax an expression for NaN on MSVCRT like r204118. 
<stdin>:202:2: note: possible intended match here
   2143289344(1.#QNAN0e+00), 2(2.802597e-45)

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@234719 91177308-0d34-0410-b5e6-96231b3b80d8
2015-04-13 04:54:06 +00:00
..
AArch64 [CodeGen] Split -enable-global-merge into ARM and AArch64 options. 2015-04-11 00:06:36 +00:00
ARM [CodeGen] Split -enable-global-merge into ARM and AArch64 options. 2015-04-11 00:06:36 +00:00
BPF [bpf] mark mov instructions as ReMaterializable 2015-03-31 02:49:58 +00:00
CPP [opaque pointer type] Add textual IR support for explicit type parameter to load instruction 2015-02-27 21:17:42 +00:00
Generic LLParser: Require non-null scope for MDLocation and MDLocalVariable 2015-03-27 17:56:39 +00:00
Hexagon Expand MUX instructions early on Hexagon 2015-03-31 13:35:12 +00:00
Inputs DebugInfo: Fix bad debug info for compile units and types 2015-03-27 20:46:33 +00:00
Mips Use sext in fast isel. 2015-04-06 22:29:07 +00:00
MSP430 [opaque pointer type] Add textual IR support for explicit type parameter to gep operator 2015-03-13 18:20:45 +00:00
NVPTX [NVPTX] Associate a minimum PTX version for each SM architecture 2015-03-30 19:30:55 +00:00
PowerPC [PowerPC] Really iterate over all loops in PPCLoopDataPrefetch/PPCLoopPreIncPrep 2015-04-12 17:18:56 +00:00
R600 llvm/test/CodeGen/R600/fminnum.ll: Relax an expression for NaN on MSVCRT like r204118. 2015-04-13 04:54:06 +00:00
SPARC [opaque pointer type] Add textual IR support for explicit type parameter to gep operator 2015-03-13 18:20:45 +00:00
SystemZ [SystemZ] Support transactional execution on zEC12 2015-04-01 12:51:43 +00:00
Thumb DebugInfo: Fix bad debug info for compile units and types 2015-03-27 20:46:33 +00:00
Thumb2 [ARM] support for Cortex-R4/R4F 2015-04-09 14:07:28 +00:00
WinEH [WinEH] Recognize SEH finally block inserted by the frontend 2015-04-10 23:12:29 +00:00
X86 [InstCombine][CodeGenPrep] Create llvm.uadd.with.overflow in CGP. 2015-04-10 21:07:09 +00:00
XCore DebugInfo: Fix testcases that fail -verify-debug-info=true 2015-03-16 21:10:12 +00:00