llvm-6502/test/CodeGen/X86/inline-asm.ll
Daniel Sanders 38c6b58eec Re-commit: Demote EmitRawText call in AsmPrinter::EmitInlineAsm() and remove hasRawTextSupport() call
Summary:
AsmPrinter::EmitInlineAsm() will no longer use the EmitRawText() call for
targets with mature MC support. Such targets will always parse the inline
assembly (even when emitting assembly). Targets without mature MC support
continue to use EmitRawText() for assembly output.

The hasRawTextSupport() check in AsmPrinter::EmitInlineAsm() has been replaced
with MCAsmInfo::UseIntegratedAs which when true, causes the integrated assembler
to parse inline assembly (even when emitting assembly output). UseIntegratedAs
is set to true for targets that consider any failure to parse valid assembly
to be a bug. Target specific subclasses generally enable the integrated
assembler in their constructor. The default value can be overridden with
-no-integrated-as.

All tests that rely on inline assembly supporting invalid assembly (for example,
those that use mnemonics such as 'foo' or 'hello world') have been updated to
disable the integrated assembler.

Changes since review (and last commit attempt):
- Fixed test failures that were missed due to configuration of local build.
  (fixes crash.ll and a couple others).
- Fixed tests that happened to pass because the local build was on X86
  (should fix 2007-12-17-InvokeAsm.ll)
- mature-mc-support.ll's should no longer require all targets to be compiled.
  (should fix ARM and PPC buildbots)
- Object output (-filetype=obj and similar) now forces the integrated assembler
  to be enabled regardless of default setting or -no-integrated-as.
  (should fix SystemZ buildbots)

Reviewers: rafael

Reviewed By: rafael

CC: llvm-commits

Differential Revision: http://llvm-reviews.chandlerc.com/D2686



git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@201333 91177308-0d34-0410-b5e6-96231b3b80d8
2014-02-13 14:44:26 +00:00

77 lines
2.0 KiB
LLVM

; RUN: llc < %s -march=x86 -no-integrated-as
define i32 @test1() nounwind {
; Dest is AX, dest type = i32.
%tmp4 = call i32 asm sideeffect "FROB $0", "={ax}"()
ret i32 %tmp4
}
define void @test2(i32 %V) nounwind {
; input is AX, in type = i32.
call void asm sideeffect "FROB $0", "{ax}"(i32 %V)
ret void
}
define void @test3() nounwind {
; FP constant as a memory operand.
tail call void asm sideeffect "frob $0", "m"( float 0x41E0000000000000)
ret void
}
define void @test4() nounwind {
; J means a constant in range 0 to 63.
tail call void asm sideeffect "bork $0", "J"(i32 37) nounwind
ret void
}
; rdar://9738585
define i32 @test5() nounwind {
entry:
%0 = tail call i32 asm "test", "=l,~{dirflag},~{fpsr},~{flags}"() nounwind
ret i32 0
}
; rdar://9777108 PR10352
define void @test6(i1 zeroext %desired) nounwind {
entry:
tail call void asm sideeffect "foo $0", "q,~{dirflag},~{fpsr},~{flags}"(i1 %desired) nounwind
ret void
}
define void @test7(i1 zeroext %desired, i32* %p) nounwind {
entry:
%0 = tail call i8 asm sideeffect "xchg $0, $1", "=r,*m,0,~{memory},~{dirflag},~{fpsr},~{flags}"(i32* %p, i1 %desired) nounwind
ret void
}
; <rdar://problem/11542429>
; The constrained GR32_ABCD register class of the 'q' constraint requires
; special handling after the preceding outputs used up eax-edx.
define void @constrain_abcd(i8* %h) nounwind ssp {
entry:
%0 = call { i32, i32, i32, i32, i32 } asm sideeffect "", "=&r,=&r,=&r,=&r,=&q,r,~{ecx},~{memory},~{dirflag},~{fpsr},~{flags}"(i8* %h) nounwind
ret void
}
; Mix normal and EC defs of the same register.
define i32 @pr14376() nounwind noinline {
entry:
%asm = tail call i32 asm sideeffect "", "={ax},i,~{eax},~{flags},~{rax}"(i64 61) nounwind
ret i32 %asm
}
@test8_v = global i32 42
define void @test8() {
call void asm sideeffect "${0:P}", "i"( i32* @test8_v )
ret void
}
define void @test9() {
call void asm sideeffect "${0:P}", "X"( i8* blockaddress(@test9, %bb) )
br label %bb
bb:
ret void
}