| .. |
|
arm-LDREXD-reencoding.txt
|
ARM: Fix STREX/LDREX reecoding
|
2013-06-11 08:03:20 +00:00 |
|
arm-STREXD-reencoding.txt
|
ARM: Fix STREX/LDREX reecoding
|
2013-06-11 08:03:20 +00:00 |
|
arm-tests.txt
|
This reverts r155000.
|
2013-06-20 17:42:36 +00:00 |
|
arm-thumb-trustzone.txt
|
ARM: Make "SMC" instructions conditional on new TrustZone architecture feature.
|
2013-04-10 12:08:35 +00:00 |
|
arm-trustzone.txt
|
ARM: Make "SMC" instructions conditional on new TrustZone architecture feature.
|
2013-04-10 12:08:35 +00:00 |
|
basic-arm-instructions.txt
|
ARM: ISB cannot be passed the same options as DMB
|
2013-06-10 14:17:08 +00:00 |
|
fp-encoding.txt
|
This patch adds support for FPINST/FPINST2 as operands to vmsr/vmrs. These are optional registers that may be supported some ARM implementations to aid with resolution of floating point exceptions. The manual pages for vmsr and vmrs do not detail their use. Encodings and other information can be found in ARM Architecture Reference Manual section F, chapter 6, paragraph 3.
|
2013-06-11 09:39:51 +00:00 |
|
hex-immediates.txt
|
|
|
|
invalid-armv7.txt
|
Add not so that these tests pass with pipefail enabled.
|
2013-07-23 13:18:20 +00:00 |
|
invalid-because-armv7.txt
|
Add not so that these tests pass with pipefail enabled.
|
2013-07-23 13:18:20 +00:00 |
|
invalid-FSTMX-arm.txt
|
ARM: add fstmx and fldmx instructions for assembly
|
2013-05-31 15:55:51 +00:00 |
|
invalid-IT-CC15.txt
|
|
|
|
invalid-thumbv7-xfail.txt
|
Improve llvm-mc disassembler mode and refactor ARM tests to use it
|
2013-07-19 10:05:04 +00:00 |
|
invalid-thumbv7.txt
|
Add not so that these tests pass with pipefail enabled.
|
2013-07-23 13:18:20 +00:00 |
|
ldrd-armv4.txt
|
|
|
|
lit.local.cfg
|
|
|
|
marked-up-thumb.txt
|
|
|
|
memory-arm-instructions.txt
|
|
|
|
neon-tests.txt
|
|
|
|
neon-v8.txt
|
[ARMv8] Implement the NEON instructions VRINT{N, X, A, Z, M, P}.
|
2013-07-19 16:34:16 +00:00 |
|
neon.txt
|
|
|
|
neont2.txt
|
ARM: Enforce decoding rules for VLDn instructions
|
2013-06-11 08:14:14 +00:00 |
|
neont-VLD-reencoding.txt
|
|
|
|
neont-VST-reencoding.txt
|
|
|
|
thumb1.txt
|
This corrects the implementation of Thumb ADR instruction. There are three issues:
|
2013-07-03 09:21:44 +00:00 |
|
thumb2.txt
|
ARM: operands should be explicit when disassembled
|
2013-06-26 13:39:07 +00:00 |
|
thumb-MSR-MClass.txt
|
|
|
|
thumb-neon-v8.txt
|
[ARMv8] Implement the NEON instructions VRINT{N, X, A, Z, M, P}.
|
2013-07-19 16:34:16 +00:00 |
|
thumb-printf.txt
|
|
|
|
thumb-tests.txt
|
ARM: fix thumb coprocessor instruction with pre-writeback disassembly
|
2013-06-14 11:21:35 +00:00 |
|
thumb-v8fp.txt
|
Add Thumb tests for the ARMv8 FP instructions that I recently added.
|
2013-07-18 10:20:25 +00:00 |
|
unpredictable-ADC-arm.txt
|
|
|
|
unpredictable-ADDREXT3-arm.txt
|
|
|
|
unpredictable-AExtI-arm.txt
|
|
|
|
unpredictable-AI1cmp-arm.txt
|
|
|
|
unpredictable-BFI.txt
|
|
|
|
unpredictable-LDR-arm.txt
|
|
|
|
unpredictable-LDRD-arm.txt
|
|
|
|
unpredictable-LSL-regform.txt
|
|
|
|
unpredictable-MRRC2-arm.txt
|
|
|
|
unpredictable-MRS-arm.txt
|
|
|
|
unpredictable-MUL-arm.txt
|
|
|
|
unpredictable-RSC-arm.txt
|
|
|
|
unpredictable-SEL-arm.txt
|
|
|
|
unpredictable-SHADD16-arm.txt
|
|
|
|
unpredictable-SSAT-arm.txt
|
|
|
|
unpredictable-STRBrs-arm.txt
|
|
|
|
unpredictable-swp-arm.txt
|
|
|
|
unpredictable-UQADD8-arm.txt
|
|
|
|
unpredictables-thumb.txt
|
|
|
|
v8fp.txt
|
Add MC assembly/disassembly support for VRINT{A, N, P, M} to V8FP.
|
2013-07-09 11:26:18 +00:00 |
|
vfp4.txt
|
|
|
