mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-07-28 04:29:44 +00:00
02474a32eb
argument of the llvm.dbg.declare/llvm.dbg.value intrinsics. Previously, DIVariable was a variable-length field that has an optional reference to a Metadata array consisting of a variable number of complex address expressions. In the case of OpPiece expressions this is wasting a lot of storage in IR, because when an aggregate type is, e.g., SROA'd into all of its n individual members, the IR will contain n copies of the DIVariable, all alike, only differing in the complex address reference at the end. By making the complex address into an extra argument of the dbg.value/dbg.declare intrinsics, all of the pieces can reference the same variable and the complex address expressions can be uniqued across the CU, too. Down the road, this will allow us to move other flags, such as "indirection" out of the DIVariable, too. The new intrinsics look like this: declare void @llvm.dbg.declare(metadata %storage, metadata %var, metadata %expr) declare void @llvm.dbg.value(metadata %storage, i64 %offset, metadata %var, metadata %expr) This patch adds a new LLVM-local tag to DIExpressions, so we can detect and pretty-print DIExpression metadata nodes. What this patch doesn't do: This patch does not touch the "Indirect" field in DIVariable; but moving that into the expression would be a natural next step. http://reviews.llvm.org/D4919 rdar://problem/17994491 Thanks to dblaikie and dexonsmith for reviewing this patch! Note: I accidentally committed a bogus older version of this patch previously. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@218787 91177308-0d34-0410-b5e6-96231b3b80d8 |
||
|---|---|---|
| .. | ||
| absaddr-store.ll | ||
| absimm.ll | ||
| adde.ll | ||
| always-ext.ll | ||
| args.ll | ||
| ashift-left-right.ll | ||
| block-addr.ll | ||
| BranchPredict.ll | ||
| cext-check.ll | ||
| cext-valid-packet1.ll | ||
| cext-valid-packet2.ll | ||
| cmp_pred2.ll | ||
| cmp_pred_reg.ll | ||
| cmp_pred.ll | ||
| cmp-not.ll | ||
| cmp-to-genreg.ll | ||
| cmp-to-predreg.ll | ||
| cmpb_pred.ll | ||
| combine_ir.ll | ||
| combine.ll | ||
| convertdptoint.ll | ||
| convertdptoll.ll | ||
| convertsptoint.ll | ||
| convertsptoll.ll | ||
| ctlz-cttz-ctpop.ll | ||
| dadd.ll | ||
| dmul.ll | ||
| double.ll | ||
| doubleconvert-ieee-rnd-near.ll | ||
| dsub.ll | ||
| dualstore.ll | ||
| extload-combine.ll | ||
| fadd.ll | ||
| fcmp.ll | ||
| float.ll | ||
| floatconvert-ieee-rnd-near.ll | ||
| fmul.ll | ||
| frame.ll | ||
| fsub.ll | ||
| fusedandshift.ll | ||
| gp-plus-offset-load.ll | ||
| gp-plus-offset-store.ll | ||
| gp-rel.ll | ||
| hwloop-cleanup.ll | ||
| hwloop-const.ll | ||
| hwloop-dbg.ll | ||
| hwloop-le.ll | ||
| hwloop-lt1.ll | ||
| hwloop-lt.ll | ||
| hwloop-ne.ll | ||
| i1_VarArg.ll | ||
| i8_VarArg.ll | ||
| i16_VarArg.ll | ||
| idxload-with-zero-offset.ll | ||
| indirect-br.ll | ||
| lit.local.cfg | ||
| macint.ll | ||
| memops1.ll | ||
| memops2.ll | ||
| memops3.ll | ||
| memops.ll | ||
| misaligned-access.ll | ||
| mpy.ll | ||
| newvaluejump2.ll | ||
| newvaluejump.ll | ||
| newvaluestore.ll | ||
| opt-fabs.ll | ||
| opt-fneg.ll | ||
| packetize_cond_inst.ll | ||
| postinc-load.ll | ||
| postinc-store.ll | ||
| pred-absolute-store.ll | ||
| pred-gp.ll | ||
| pred-instrs.ll | ||
| predicate-copy.ll | ||
| remove_lsr.ll | ||
| simpletailcall.ll | ||
| split-const32-const64.ll | ||
| static.ll | ||
| struct_args_large.ll | ||
| struct_args.ll | ||
| sube.ll | ||
| tail-call-trunc.ll | ||
| tfr-to-combine.ll | ||
| union-1.ll | ||
| vaddh.ll | ||
| validate-offset.ll | ||
| zextloadi1.ll | ||