mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-15 20:29:48 +00:00
5d6365c80c
This is mostly achieved by providing the correct register class manually, because getRegClassFor always returns the GPR*AllRegClass for MVT::i32 and MVT::i64. Also cleanup the code to use the FastEmitInst_* method whenever possible. This makes sure that the operands' register class is properly constrained. For all the remaining cases this adds the missing constrainOperandRegClass calls for each operand. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@216225 91177308-0d34-0410-b5e6-96231b3b80d8
68 lines
2.7 KiB
LLVM
68 lines
2.7 KiB
LLVM
; RUN: llc -march=arm64 -O0 -verify-machineinstrs < %s | FileCheck %s
|
|
; RUN: llc -march=arm64 -O3 -verify-machineinstrs < %s | FileCheck %s
|
|
|
|
@.str = private unnamed_addr constant [9 x i8] c"%lf %lu\0A\00", align 1
|
|
@.str1 = private unnamed_addr constant [8 x i8] c"%lf %u\0A\00", align 1
|
|
@.str2 = private unnamed_addr constant [8 x i8] c"%f %lu\0A\00", align 1
|
|
@.str3 = private unnamed_addr constant [7 x i8] c"%f %u\0A\00", align 1
|
|
|
|
define void @testDouble(double %d) ssp {
|
|
; CHECK-LABEL: testDouble:
|
|
; CHECK: fcvtzu x{{[0-9]+}}, d{{[0-9]+}}
|
|
; CHECK: fcvtzu w{{[0-9]+}}, d{{[0-9]+}}
|
|
entry:
|
|
%d.addr = alloca double, align 8
|
|
store double %d, double* %d.addr, align 8
|
|
%0 = load double* %d.addr, align 8
|
|
%1 = load double* %d.addr, align 8
|
|
%conv = fptoui double %1 to i64
|
|
%call = call i32 (i8*, ...)* @printf(i8* getelementptr inbounds ([9 x i8]* @.str, i32 0, i32 0), double %0, i64 %conv)
|
|
%2 = load double* %d.addr, align 8
|
|
%3 = load double* %d.addr, align 8
|
|
%conv1 = fptoui double %3 to i32
|
|
%call2 = call i32 (i8*, ...)* @printf(i8* getelementptr inbounds ([8 x i8]* @.str1, i32 0, i32 0), double %2, i32 %conv1)
|
|
ret void
|
|
}
|
|
|
|
declare i32 @printf(i8*, ...)
|
|
|
|
define void @testFloat(float %f) ssp {
|
|
; CHECK-LABEL: testFloat:
|
|
; CHECK: fcvtzu x{{[0-9]+}}, s{{[0-9]+}}
|
|
; CHECK: fcvtzu w{{[0-9]+}}, s{{[0-9]+}}
|
|
entry:
|
|
%f.addr = alloca float, align 4
|
|
store float %f, float* %f.addr, align 4
|
|
%0 = load float* %f.addr, align 4
|
|
%conv = fpext float %0 to double
|
|
%1 = load float* %f.addr, align 4
|
|
%conv1 = fptoui float %1 to i64
|
|
%call = call i32 (i8*, ...)* @printf(i8* getelementptr inbounds ([8 x i8]* @.str2, i32 0, i32 0), double %conv, i64 %conv1)
|
|
%2 = load float* %f.addr, align 4
|
|
%conv2 = fpext float %2 to double
|
|
%3 = load float* %f.addr, align 4
|
|
%conv3 = fptoui float %3 to i32
|
|
%call4 = call i32 (i8*, ...)* @printf(i8* getelementptr inbounds ([7 x i8]* @.str3, i32 0, i32 0), double %conv2, i32 %conv3)
|
|
ret void
|
|
}
|
|
|
|
define i32 @main(i32 %argc, i8** %argv) ssp {
|
|
entry:
|
|
%retval = alloca i32, align 4
|
|
%argc.addr = alloca i32, align 4
|
|
%argv.addr = alloca i8**, align 8
|
|
store i32 0, i32* %retval
|
|
store i32 %argc, i32* %argc.addr, align 4
|
|
store i8** %argv, i8*** %argv.addr, align 8
|
|
call void @testDouble(double 1.159198e+01)
|
|
call void @testFloat(float 0x40272F1800000000)
|
|
ret i32 0
|
|
}
|
|
|
|
!llvm.module.flags = !{!0, !1, !2, !3}
|
|
|
|
!0 = metadata !{i32 1, metadata !"Objective-C Version", i32 2}
|
|
!1 = metadata !{i32 1, metadata !"Objective-C Image Info Version", i32 0}
|
|
!2 = metadata !{i32 1, metadata !"Objective-C Image Info Section", metadata !"__DATA, __objc_imageinfo, regular, no_dead_strip"}
|
|
!3 = metadata !{i32 4, metadata !"Objective-C Garbage Collection", i32 0}
|