Zoran Jovanovic f3a4a4bb56 [mips][mips64r6] Add BLTC and BLTUC instructions ...

Differential Revision: http://reviews.llvm.org/D3923


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@211167 91177308-0d34-0410-b5e6-96231b3b80d8

2014-06-18 14:36:00 +00:00

..

msa

[mips] Move disassembler test (test_2r_msa64) into correct folder.

2014-05-12 16:59:34 +00:00

lit.local.cfg

Reduce verbiage of lit.local.cfg files

2014-06-09 22:42:55 +00:00

micromips_le.txt

…

micromips.txt

…

mips32_le.txt

This patch implements jalx instruction for Mips architecture.This instruction executes a procedure call within the current 256 MB-aligned region and change the ISA Mode from MIPS32 to microMIPS32 or MIPS16e. Usage samples for assembler and dissasembler are provided as well.

2014-03-03 13:12:59 +00:00

mips32.txt

This patch implements jalx instruction for Mips architecture.This instruction executes a procedure call within the current 256 MB-aligned region and change the ISA Mode from MIPS32 to microMIPS32 or MIPS16e. Usage samples for assembler and dissasembler are provided as well.

2014-03-03 13:12:59 +00:00

mips32r2_le.txt

This patch implements jalx instruction for Mips architecture.This instruction executes a procedure call within the current 256 MB-aligned region and change the ISA Mode from MIPS32 to microMIPS32 or MIPS16e. Usage samples for assembler and dissasembler are provided as well.

2014-03-03 13:12:59 +00:00

mips32r2.txt

This patch implements jalx instruction for Mips architecture.This instruction executes a procedure call within the current 256 MB-aligned region and change the ISA Mode from MIPS32 to microMIPS32 or MIPS16e. Usage samples for assembler and dissasembler are provided as well.

2014-03-03 13:12:59 +00:00

mips32r6.txt

[mips][mips64r6] Add BLTC and BLTUC instructions

2014-06-18 14:36:00 +00:00

mips64_le.txt

…

mips64.txt

…

mips64r2_le.txt

…

mips64r2.txt

…

mips64r6.txt

[mips][mips64r6] Add BLTC and BLTUC instructions

2014-06-18 14:36:00 +00:00

mips-dsp.txt

…