mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-11 09:29:20 +00:00
74adad6de8
Mips32 code as Mips16 unless it can't be compiled as Mips 16. For now this would happen as long as floating point instructions are not needed. Probably it would also make sense to compile as mips32 if atomic operations are needed too. There may be other cases too. A module pass prescans the IR and adds the mips16 or nomips16 attribute to functions depending on the functions needs. Mips 16 mode can result in a 40% code compression by utililizing 16 bit encoding of many instructions. The hope is for this to replace the traditional gcc way of dealing with Mips16 code using floating point which involves essentially using soft float but with a library implemented using mips32 floating point. This gcc method also requires creating stubs so that Mips32 code can interact with these Mips 16 functions that have floating point needs. My conjecture is that in reality this traditional gcc method would never win over this new method. I will be implementing the traditional gcc method also. Some of it is already done but I needed to do the stubs to finish the work and those required this mips16/32 mixed mode capability. I have more ideas for to make this new method much better and I think the old method will just live in llvm for anyone that needs the backward compatibility but I don't for what reason that would be needed. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@179185 91177308-0d34-0410-b5e6-96231b3b80d8
56 lines
1.6 KiB
CMake
56 lines
1.6 KiB
CMake
set(LLVM_TARGET_DEFINITIONS Mips.td)
|
|
|
|
tablegen(LLVM MipsGenRegisterInfo.inc -gen-register-info)
|
|
tablegen(LLVM MipsGenInstrInfo.inc -gen-instr-info)
|
|
tablegen(LLVM MipsGenDisassemblerTables.inc -gen-disassembler)
|
|
tablegen(LLVM MipsGenCodeEmitter.inc -gen-emitter)
|
|
tablegen(LLVM MipsGenMCCodeEmitter.inc -gen-emitter -mc-emitter)
|
|
tablegen(LLVM MipsGenAsmWriter.inc -gen-asm-writer)
|
|
tablegen(LLVM MipsGenDAGISel.inc -gen-dag-isel)
|
|
tablegen(LLVM MipsGenCallingConv.inc -gen-callingconv)
|
|
tablegen(LLVM MipsGenSubtargetInfo.inc -gen-subtarget)
|
|
tablegen(LLVM MipsGenAsmMatcher.inc -gen-asm-matcher)
|
|
tablegen(LLVM MipsGenMCPseudoLowering.inc -gen-pseudo-lowering)
|
|
add_public_tablegen_target(MipsCommonTableGen)
|
|
|
|
add_llvm_target(MipsCodeGen
|
|
Mips16FrameLowering.cpp
|
|
Mips16InstrInfo.cpp
|
|
Mips16ISelDAGToDAG.cpp
|
|
Mips16ISelLowering.cpp
|
|
Mips16RegisterInfo.cpp
|
|
MipsAnalyzeImmediate.cpp
|
|
MipsAsmPrinter.cpp
|
|
MipsCodeEmitter.cpp
|
|
MipsConstantIslandPass.cpp
|
|
MipsDelaySlotFiller.cpp
|
|
MipsJITInfo.cpp
|
|
MipsInstrInfo.cpp
|
|
MipsISelDAGToDAG.cpp
|
|
MipsISelLowering.cpp
|
|
MipsFrameLowering.cpp
|
|
MipsLongBranch.cpp
|
|
MipsMCInstLower.cpp
|
|
MipsMachineFunction.cpp
|
|
MipsModuleISelDAGToDAG.cpp
|
|
MipsOs16.cpp
|
|
MipsRegisterInfo.cpp
|
|
MipsSEFrameLowering.cpp
|
|
MipsSEInstrInfo.cpp
|
|
MipsSEISelDAGToDAG.cpp
|
|
MipsSEISelLowering.cpp
|
|
MipsSERegisterInfo.cpp
|
|
MipsSubtarget.cpp
|
|
MipsTargetMachine.cpp
|
|
MipsTargetObjectFile.cpp
|
|
MipsSelectionDAGInfo.cpp
|
|
)
|
|
|
|
add_dependencies(LLVMMipsCodeGen intrinsics_gen)
|
|
|
|
add_subdirectory(InstPrinter)
|
|
add_subdirectory(Disassembler)
|
|
add_subdirectory(TargetInfo)
|
|
add_subdirectory(MCTargetDesc)
|
|
add_subdirectory(AsmParser)
|