| .. |
|
CallingConvLower.cpp
|
Add versions of OutputArgReg, AnalyzeReturn, and AnalyzeCallOperands
|
2010-07-06 15:39:54 +00:00 |
|
CMakeLists.txt
|
Create a new TargetSelectionDAGInfo class. This will eventually acquire
|
2010-04-16 21:12:11 +00:00 |
|
DAGCombiner.cpp
|
Unlike other targets, ARM now uses BUILD_VECTORs post-legalization so they
|
2010-06-28 23:40:25 +00:00 |
|
FastISel.cpp
|
Rename CreateReg to CreateRegs, and MakeReg to CreateReg.
|
2010-07-02 00:10:16 +00:00 |
|
FunctionLoweringInfo.cpp
|
Rename CreateReg to CreateRegs, and MakeReg to CreateReg.
|
2010-07-02 00:10:16 +00:00 |
|
FunctionLoweringInfo.h
|
Rename CreateReg to CreateRegs, and MakeReg to CreateReg.
|
2010-07-02 00:10:16 +00:00 |
|
InstrEmitter.cpp
|
Reapply r107655 with fixes; insert the pseudo instruction into
|
2010-07-06 20:24:04 +00:00 |
|
InstrEmitter.h
|
Don't set kill flags for instructions which the scheduler has cloned.
|
2010-05-14 22:01:14 +00:00 |
|
LegalizeDAG.cpp
|
80-column and trailing whitespace cleanup.
|
2010-07-02 17:41:59 +00:00 |
|
LegalizeFloatTypes.cpp
|
Change UpdateNodeOperands' operand and return value from SDValue to
|
2010-06-18 15:30:29 +00:00 |
|
LegalizeIntegerTypes.cpp
|
Change UpdateNodeOperands' operand and return value from SDValue to
|
2010-06-18 15:30:29 +00:00 |
|
LegalizeTypes.cpp
|
Use A.append(...) instead of A.insert(A.end(), ...) when A is a
|
2010-06-21 19:47:52 +00:00 |
|
LegalizeTypes.h
|
Implement expansion in type legalization for add/sub with overflow. The
|
2010-06-03 03:49:50 +00:00 |
|
LegalizeTypesGeneric.cpp
|
When splitting a VAARG, remember its alignment.
|
2010-06-26 18:22:20 +00:00 |
|
LegalizeVectorOps.cpp
|
Change UpdateNodeOperands' operand and return value from SDValue to
|
2010-06-18 15:30:29 +00:00 |
|
LegalizeVectorTypes.cpp
|
Change UpdateNodeOperands' operand and return value from SDValue to
|
2010-06-18 15:30:29 +00:00 |
|
Makefile
|
make -fno-rtti the default unless a directory builds with REQUIRES_RTTI.
|
2010-01-24 20:43:08 +00:00 |
|
ScheduleDAGFast.cpp
|
Add a VT argument to getMinimalPhysRegClass and replace the copy related uses
|
2010-06-29 14:02:34 +00:00 |
|
ScheduleDAGList.cpp
|
Trim #include.
|
2010-05-26 00:55:59 +00:00 |
|
ScheduleDAGRRList.cpp
|
Add a VT argument to getMinimalPhysRegClass and replace the copy related uses
|
2010-06-29 14:02:34 +00:00 |
|
ScheduleDAGSDNodes.cpp
|
grammar tweak in comment.
|
2010-06-30 21:27:56 +00:00 |
|
ScheduleDAGSDNodes.h
|
Code refactoring, no functionality changes.
|
2010-06-10 02:09:31 +00:00 |
|
SDNodeDbgValue.h
|
Add const qualifiers to CodeGen's use of LLVM IR constructs.
|
2010-04-15 01:51:59 +00:00 |
|
SDNodeOrdering.h
|
Allow 0 as an order number. Don't assign an order to formal arguments.
|
2009-12-22 21:35:02 +00:00 |
|
SelectionDAG.cpp
|
Infer alignments of fixed frame objects when they are constructed. This ensures remat'ed loads from fixed slots have the right alignments.
|
2010-07-04 18:52:05 +00:00 |
|
SelectionDAGBuilder.cpp
|
random tidying
|
2010-07-05 05:36:21 +00:00 |
|
SelectionDAGBuilder.h
|
Reapply r106422, splitting the code for materializing a value out of
|
2010-07-01 01:59:43 +00:00 |
|
SelectionDAGISel.cpp
|
Proper indentation.
|
2010-07-04 08:58:43 +00:00 |
|
SelectionDAGPrinter.cpp
|
Change errs() to dbgs().
|
2010-01-05 01:24:45 +00:00 |
|
TargetLowering.cpp
|
more tidying.
|
2010-07-05 05:53:14 +00:00 |
|
TargetSelectionDAGInfo.cpp
|
Implement a bunch more TargetSelectionDAGInfo infrastructure.
|
2010-05-11 17:31:57 +00:00 |
14152b480d