mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-23 15:29:51 +00:00
09c7f4026a
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@193239 91177308-0d34-0410-b5e6-96231b3b80d8
115 lines
4.8 KiB
C++
115 lines
4.8 KiB
C++
//===-- MipsSEISelLowering.h - MipsSE DAG Lowering Interface ----*- C++ -*-===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// Subclass of MipsTargetLowering specialized for mips32/64.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef MipsSEISELLOWERING_H
|
|
#define MipsSEISELLOWERING_H
|
|
|
|
#include "MipsISelLowering.h"
|
|
#include "MipsRegisterInfo.h"
|
|
|
|
namespace llvm {
|
|
class MipsSETargetLowering : public MipsTargetLowering {
|
|
public:
|
|
explicit MipsSETargetLowering(MipsTargetMachine &TM);
|
|
|
|
/// \brief Enable MSA support for the given integer type and Register
|
|
/// class.
|
|
void addMSAIntType(MVT::SimpleValueType Ty, const TargetRegisterClass *RC);
|
|
/// \brief Enable MSA support for the given floating-point type and
|
|
/// Register class.
|
|
void addMSAFloatType(MVT::SimpleValueType Ty,
|
|
const TargetRegisterClass *RC);
|
|
|
|
virtual bool allowsUnalignedMemoryAccesses(EVT VT, bool *Fast) const;
|
|
|
|
virtual SDValue LowerOperation(SDValue Op, SelectionDAG &DAG) const;
|
|
|
|
virtual SDValue PerformDAGCombine(SDNode *N, DAGCombinerInfo &DCI) const;
|
|
|
|
virtual MachineBasicBlock *
|
|
EmitInstrWithCustomInserter(MachineInstr *MI, MachineBasicBlock *MBB) const;
|
|
|
|
virtual bool isShuffleMaskLegal(const SmallVectorImpl<int> &Mask,
|
|
EVT VT) const {
|
|
return false;
|
|
}
|
|
|
|
virtual const TargetRegisterClass *getRepRegClassFor(MVT VT) const {
|
|
if (VT == MVT::Untyped)
|
|
return Subtarget->hasDSP() ? &Mips::ACC64DSPRegClass :
|
|
&Mips::ACC64RegClass;
|
|
|
|
return TargetLowering::getRepRegClassFor(VT);
|
|
}
|
|
|
|
private:
|
|
virtual bool
|
|
isEligibleForTailCallOptimization(const MipsCC &MipsCCInfo,
|
|
unsigned NextStackOffset,
|
|
const MipsFunctionInfo& FI) const;
|
|
|
|
virtual void
|
|
getOpndList(SmallVectorImpl<SDValue> &Ops,
|
|
std::deque< std::pair<unsigned, SDValue> > &RegsToPass,
|
|
bool IsPICCall, bool GlobalOrExternal, bool InternalLinkage,
|
|
CallLoweringInfo &CLI, SDValue Callee, SDValue Chain) const;
|
|
|
|
SDValue lowerLOAD(SDValue Op, SelectionDAG &DAG) const;
|
|
SDValue lowerSTORE(SDValue Op, SelectionDAG &DAG) const;
|
|
|
|
SDValue lowerMulDiv(SDValue Op, unsigned NewOpc, bool HasLo, bool HasHi,
|
|
SelectionDAG &DAG) const;
|
|
|
|
SDValue lowerINTRINSIC_WO_CHAIN(SDValue Op, SelectionDAG &DAG) const;
|
|
SDValue lowerINTRINSIC_W_CHAIN(SDValue Op, SelectionDAG &DAG) const;
|
|
SDValue lowerINTRINSIC_VOID(SDValue Op, SelectionDAG &DAG) const;
|
|
SDValue lowerEXTRACT_VECTOR_ELT(SDValue Op, SelectionDAG &DAG) const;
|
|
SDValue lowerBUILD_VECTOR(SDValue Op, SelectionDAG &DAG) const;
|
|
/// \brief Lower VECTOR_SHUFFLE into one of a number of instructions
|
|
/// depending on the indices in the shuffle.
|
|
SDValue lowerVECTOR_SHUFFLE(SDValue Op, SelectionDAG &DAG) const;
|
|
|
|
MachineBasicBlock *emitBPOSGE32(MachineInstr *MI,
|
|
MachineBasicBlock *BB) const;
|
|
MachineBasicBlock *emitMSACBranchPseudo(MachineInstr *MI,
|
|
MachineBasicBlock *BB,
|
|
unsigned BranchOp) const;
|
|
/// \brief Emit the COPY_FW pseudo instruction
|
|
MachineBasicBlock *emitCOPY_FW(MachineInstr *MI,
|
|
MachineBasicBlock *BB) const;
|
|
/// \brief Emit the COPY_FD pseudo instruction
|
|
MachineBasicBlock *emitCOPY_FD(MachineInstr *MI,
|
|
MachineBasicBlock *BB) const;
|
|
/// \brief Emit the INSERT_FW pseudo instruction
|
|
MachineBasicBlock *emitINSERT_FW(MachineInstr *MI,
|
|
MachineBasicBlock *BB) const;
|
|
/// \brief Emit the INSERT_FD pseudo instruction
|
|
MachineBasicBlock *emitINSERT_FD(MachineInstr *MI,
|
|
MachineBasicBlock *BB) const;
|
|
/// \brief Emit the FILL_FW pseudo instruction
|
|
MachineBasicBlock *emitFILL_FW(MachineInstr *MI,
|
|
MachineBasicBlock *BB) const;
|
|
/// \brief Emit the FILL_FD pseudo instruction
|
|
MachineBasicBlock *emitFILL_FD(MachineInstr *MI,
|
|
MachineBasicBlock *BB) const;
|
|
/// \brief Emit the FEXP2_W_1 pseudo instructions.
|
|
MachineBasicBlock *emitFEXP2_W_1(MachineInstr *MI,
|
|
MachineBasicBlock *BB) const;
|
|
/// \brief Emit the FEXP2_D_1 pseudo instructions.
|
|
MachineBasicBlock *emitFEXP2_D_1(MachineInstr *MI,
|
|
MachineBasicBlock *BB) const;
|
|
};
|
|
}
|
|
|
|
#endif // MipsSEISELLOWERING_H
|