This website requires JavaScript.
Explore
Mirrors
Help
Sign In
6502
/
llvm-6502
Watch
1
Star
0
Fork
0
You've already forked llvm-6502
mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced
2024-12-19 01:34:32 +00:00
Code
Issues
Projects
Releases
Wiki
Activity
14de1a87ce
llvm-6502
/
test
/
CodeGen
/
R600
History
Vincent Lejeune
3ab0ba3cd8
R600: Factorize code handling Const Read Port limitation
...
git-svn-id:
https://llvm.org/svn/llvm-project/llvm/trunk@177078
91177308-0d34-0410-b5e6-96231b3b80d8
2013-03-14 15:50:45 +00:00
..
128bit-kernel-args.ll
add.v4i32.ll
and.v4i32.ll
dagcombiner-bug-illegal-vec4-int-to-fp.ll
disconnected-predset-break-bug.ll
fabs.ll
fadd.ll
fadd.v4f32.ll
fcmp-cnd.ll
fcmp-cnde-int-args.ll
fcmp.ll
fdiv.v4f32.ll
floor.ll
fmad.ll
fmax.ll
fmin.ll
fmul.ll
fmul.v4f32.ll
fsub.ll
fsub.v4f32.ll
i8_to_double_to_float.ll
icmp-select-sete-reverse-args.ll
kcache-fold.ll
R600: Factorize code handling Const Read Port limitation
2013-03-14 15:50:45 +00:00
legalizedag-bug-expand-setcc.ll
lit.local.cfg
literals.ll
llvm.AMDGPU.mul.ll
llvm.AMDGPU.tex.ll
llvm.AMDGPU.trunc.ll
llvm.cos.ll
llvm.pow.ll
llvm.SI.fs.interp.constant.ll
llvm.SI.sample.ll
llvm.sin.ll
load.constant_addrspace.f32.ll
load.i8.ll
predicates.ll
reciprocal.ll
schedule-fs-loop-nested-if.ll
schedule-fs-loop-nested.ll
schedule-fs-loop.ll
schedule-if-2.ll
schedule-if.ll
schedule-vs-if-nested-loop.ll
sdiv.ll
selectcc_cnde_int.ll
selectcc_cnde.ll
selectcc-icmp-select-float.ll
selectcc-opt.ll
set-dx10.ll
setcc.v4i32.ll
short-args.ll
store.v4f32.ll
store.v4i32.ll
udiv.v4i32.ll
unsupported-cc.ll
urem.v4i32.ll
vec4-expand.ll