Daniel Sanders 817cbdeae6 [mips] Add COP0 register class and use it in M[FT]C0/DM[FT]C0. ... Summary: Previously it (incorrectly) used GPR's. Patch by Simon Dardis. A couple small corrections by myself. Reviewers: dsanders Reviewed By: dsanders Subscribers: llvm-commits Differential Revision: http://reviews.llvm.org/D10567 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@240883 91177308-0d34-0410-b5e6-96231b3b80d8		2015-06-27 15:39:19 +00:00
..
abiflags.s	Re-commit: [mips] Correct section alignments and EntrySizes for .bss, .text, .data, .reginfo, .MIPS.options, and .MIPS.abiflags	2014-07-14 15:05:51 +00:00
invalid-mips32r2-xfail.s	[mips] Marked up instructions added in MIPS32r2 and tested that IAS for -mcpu=mips(2|32) does not accept them	2014-05-13 11:45:36 +00:00
invalid-mips32r2.s	[mips] Marked the DI/EI instruction aliases as MIPS32r2	2014-10-16 15:23:52 +00:00
invalid-mips64.s	[mips][msa] Test basic operations for the N32 ABI too.	2015-05-05 08:48:35 +00:00
valid-xfail.s	Revert: r215698 - Current implementation of c.cond.fmt instructions only accept default cc0 register...	2014-08-17 19:47:47 +00:00
valid.s	[mips] Add COP0 register class and use it in M[FT]C0/DM[FT]C0.	2015-06-27 15:39:19 +00:00