mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-17 03:30:28 +00:00
2f69e4cf32
There is an assert at line 558 in ScheduleDAGInstrs::buildSchedGraph(AliasAnalysis *AA).
This assert needs to addressed for post RA scheduler. Until that assert is addressed,
any passes that uses post ra scheduler will fail. So, I am temporarily disabling the
hexagon tests until that fix is in.
The assert is as follows:
assert(!MI->isTerminator() && !MI->isLabel() &&
"Cannot schedule terminators or labels!");
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@154617 91177308-0d34-0410-b5e6-96231b3b80d8
24 lines
754 B
LLVM
24 lines
754 B
LLVM
; RUN: true
|
|
; DISABLED: llc -march=hexagon -mcpu=hexagonv4 < %s | FileCheck %s
|
|
; CHECK: __hexagon_adddf3
|
|
; CHECK: __hexagon_subdf3
|
|
|
|
define void @foo(double* %acc, double %num, double %num2) nounwind {
|
|
entry:
|
|
%acc.addr = alloca double*, align 4
|
|
%num.addr = alloca double, align 8
|
|
%num2.addr = alloca double, align 8
|
|
store double* %acc, double** %acc.addr, align 4
|
|
store double %num, double* %num.addr, align 8
|
|
store double %num2, double* %num2.addr, align 8
|
|
%0 = load double** %acc.addr, align 4
|
|
%1 = load double* %0
|
|
%2 = load double* %num.addr, align 8
|
|
%add = fadd double %1, %2
|
|
%3 = load double* %num2.addr, align 8
|
|
%sub = fsub double %add, %3
|
|
%4 = load double** %acc.addr, align 4
|
|
store double %sub, double* %4
|
|
ret void
|
|
}
|