llvm-6502/lib/Target/Alpha
Andrew Lenharth 98169be50b support bsr, and more .td simplification
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@22543 91177308-0d34-0410-b5e6-96231b3b80d8
2005-07-28 18:14:47 +00:00
..
Alpha.h Alpha JIT (beta) 2005-07-22 20:52:16 +00:00
Alpha.td remove a pseudo instruction, make ret always right, and fix vararg chains 2005-06-23 23:42:05 +00:00
AlphaAsmPrinter.cpp Alpha JIT (beta) 2005-07-22 20:52:16 +00:00
AlphaCodeEmitter.cpp support bsr, and more .td simplification 2005-07-28 18:14:47 +00:00
AlphaInstrFormats.td support bsr, and more .td simplification 2005-07-28 18:14:47 +00:00
AlphaInstrInfo.cpp
AlphaInstrInfo.h
AlphaInstrInfo.td support bsr, and more .td simplification 2005-07-28 18:14:47 +00:00
AlphaISelPattern.cpp support bsr, and more .td simplification 2005-07-28 18:14:47 +00:00
AlphaJITInfo.cpp support bsr, and more .td simplification 2005-07-28 18:14:47 +00:00
AlphaJITInfo.h Alpha JIT (beta) 2005-07-22 20:52:16 +00:00
AlphaRegisterInfo.cpp Alpha JIT (beta) 2005-07-22 20:52:16 +00:00
AlphaRegisterInfo.h
AlphaRegisterInfo.td Get rid of all symbolic loads. I now do gernate all relocations sequences 2005-06-29 00:31:08 +00:00
AlphaRelocations.h support bsr, and more .td simplification 2005-07-28 18:14:47 +00:00
AlphaTargetMachine.cpp finally found the gcc defined constants 2005-07-22 21:00:30 +00:00
AlphaTargetMachine.h Alpha JIT (beta) 2005-07-22 20:52:16 +00:00
Makefile