mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-11-01 00:11:00 +00:00
d0fde30ce8
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@9903 91177308-0d34-0410-b5e6-96231b3b80d8
52 lines
1.6 KiB
C++
52 lines
1.6 KiB
C++
//===-- llvm/CodeGen/SSARegMap.h --------------------------------*- C++ -*-===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file was developed by the LLVM research group and is distributed under
|
|
// the University of Illinois Open Source License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// Map register numbers to register classes that are correctly sized (typed) to
|
|
// hold the information. Assists register allocation. Contained by
|
|
// MachineFunction, should be deleted by register allocator when it is no
|
|
// longer needed.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef LLVM_CODEGEN_SSAREGMAP_H
|
|
#define LLVM_CODEGEN_SSAREGMAP_H
|
|
|
|
#include "llvm/Target/MRegisterInfo.h"
|
|
|
|
namespace llvm {
|
|
|
|
class TargetRegisterClass;
|
|
|
|
class SSARegMap {
|
|
std::vector<const TargetRegisterClass*> RegClassMap;
|
|
|
|
unsigned rescale(unsigned Reg) {
|
|
return Reg - MRegisterInfo::FirstVirtualRegister;
|
|
}
|
|
|
|
public:
|
|
const TargetRegisterClass* getRegClass(unsigned Reg) {
|
|
unsigned actualReg = rescale(Reg);
|
|
assert(actualReg < RegClassMap.size() && "Register out of bounds");
|
|
return RegClassMap[actualReg];
|
|
}
|
|
|
|
/// createVirtualRegister - Create and return a new virtual register in the
|
|
/// function with the specified register class.
|
|
///
|
|
unsigned createVirtualRegister(const TargetRegisterClass *RegClass) {
|
|
RegClassMap.push_back(RegClass);
|
|
return RegClassMap.size()+MRegisterInfo::FirstVirtualRegister-1;
|
|
}
|
|
};
|
|
|
|
} // End llvm namespace
|
|
|
|
#endif
|