David Sehr f2a1c83c86 Correct ARM NOP encoding ... The encoding of NOP in ARMAsmBackend.cpp is missing a trailing zero, which causes the emission of a coprocessor instruction rather than "mov r0, r0" as indicated in the comment. The test also checks for the wrong encoding. http://lists.cs.uiuc.edu/pipermail/llvm-commits/Week-of-Mon-20121203/157919.html git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@169420 91177308-0d34-0410-b5e6-96231b3b80d8		2012-12-05 21:01:27 +00:00
..
ARM	Correct ARM NOP encoding	2012-12-05 21:01:27 +00:00
absolute.s
absolutize.s
comm-1.s
darwin-complex-difference.s
darwin-x86_64-diff-reloc-assign.s
darwin-x86_64-diff-relocs.s
darwin-x86_64-nobase-relocs.s
darwin-x86_64-reloc-offsets.s
darwin-x86_64-reloc.s
data.s
debug_frame.s
diff-with-two-sections.s
direction_labels.s
empty-dwarf-lines.s
file.s
gen-dwarf-cpp.s
gen-dwarf-macro-cpp.s
gen-dwarf.s	The section is .debug_line.	2012-11-27 01:40:36 +00:00
i386-large-relocations.s
indirect-symbols.s
jcc.s
lcomm-attributes.s
lit.local.cfg
loc.s
pcrel-to-other-section.s
previous.s
pushsection.s
relax-jumps.s
relax-recompute-align.s
reloc-diff.s
reloc-pcrel-offset.s
reloc-pcrel.s
reloc.s
section-align-1.s
section-align-2.s
section-attributes.s
section-flags.s
string-table.s
symbol-diff.s
symbol-flags.s
symbol-indirect.s
symbols-1.s
tbss.s
tdata.s
temp-labels.s
thread_init_func.s
tls.s
tlv-reloc.s
tlv.s
values.s
variable-errors.s
variable-exprs.s
weakdef.s
x86_32-optimal_nop.s
x86_32-sections.s
x86_32-symbols.s
x86_64-reloc-arithmetic.s
x86_64-sections.s
x86_64-symbols.s
x86-data-in-code.ll
zerofill-1.s
zerofill-2.s
zerofill-3.s
zerofill-4.s
zerofill-5.s
zerofill-sect-align.s