mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-15 20:29:48 +00:00
922d314e8f
Adds an instruction itinerary to all x86 instructions, giving each a default latency of 1, using the InstrItinClass IIC_DEFAULT. Sets specific latencies for Atom for the instructions in files X86InstrCMovSetCC.td, X86InstrArithmetic.td, X86InstrControl.td, and X86InstrShiftRotate.td. The Atom latencies for the remainder of the x86 instructions will be set in subsequent patches. Adds a test to verify that the scheduler is working. Also changes the scheduling preference to "Hybrid" for i386 Atom, while leaving x86_64 as ILP. Patch by Preston Gurd! git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@149558 91177308-0d34-0410-b5e6-96231b3b80d8
29 lines
1.0 KiB
LLVM
29 lines
1.0 KiB
LLVM
; RUN: llc < %s -march=x86 -mcpu=generic | grep {(%esp)} | count 2
|
|
; PR1872
|
|
|
|
%struct.c34007g__designated___XUB = type { i32, i32, i32, i32 }
|
|
%struct.c34007g__pkg__parent = type { i32*, %struct.c34007g__designated___XUB* }
|
|
|
|
define void @_ada_c34007g() {
|
|
entry:
|
|
%x8 = alloca %struct.c34007g__pkg__parent, align 8 ; <%struct.c34007g__pkg__parent*> [#uses=2]
|
|
%tmp1272 = getelementptr %struct.c34007g__pkg__parent* %x8, i32 0, i32 0 ; <i32**> [#uses=1]
|
|
%x82167 = bitcast %struct.c34007g__pkg__parent* %x8 to i64* ; <i64*> [#uses=1]
|
|
br i1 true, label %bb4668, label %bb848
|
|
|
|
bb4668: ; preds = %bb4648
|
|
%tmp5464 = load i64* %x82167, align 8 ; <i64> [#uses=1]
|
|
%tmp5467 = icmp ne i64 0, %tmp5464 ; <i1> [#uses=1]
|
|
%tmp5470 = load i32** %tmp1272, align 8 ; <i32*> [#uses=1]
|
|
%tmp5471 = icmp eq i32* %tmp5470, null ; <i1> [#uses=1]
|
|
%tmp5475 = or i1 %tmp5471, %tmp5467 ; <i1> [#uses=1]
|
|
%tmp5497 = or i1 %tmp5475, false ; <i1> [#uses=1]
|
|
br i1 %tmp5497, label %bb848, label %bb5507
|
|
|
|
bb848: ; preds = %entry
|
|
ret void
|
|
|
|
bb5507: ; preds = %bb4668
|
|
ret void
|
|
}
|