6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-10-01 10:57:21 +00:00
Code Issues Projects Releases Wiki Activity
1826cd69f3
llvm-6502/test/MC
History
Kit Barton 948ecae20e This patch adds support for the vector quadword add/sub instructions introduced 
in POWER8:

vadduqm
vaddeuqm
vaddcuq
vaddecuq
vsubuqm
vsubeuqm
vsubcuq
vsubecuq
In addition to adding the instructions themselves, it also adds support for the
v1i128 type for intrinsics (Intrinsics.td, Function.cpp, and
IntrinsicEmitter.cpp).

http://reviews.llvm.org/D9081


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@238144 91177308-0d34-0410-b5e6-96231b3b80d8
2015-05-25 15:49:26 +00:00
..
AArch64 [AArch64] Clean up the ELF streamer a bit. 2015-05-23 16:39:10 +00:00
ARM [AArch64] Clean up the ELF streamer a bit. 2015-05-23 16:39:10 +00:00
AsmParser Relax these tests a bit. 2015-05-22 21:37:13 +00:00
COFF
Disassembler This patch adds support for the vector quadword add/sub instructions introduced 2015-05-25 15:49:26 +00:00
ELF Produce a single string table in a ELF .o 2015-05-22 23:58:30 +00:00
Hexagon
MachO
Markup
Mips Relax these tests a bit. 2015-05-22 21:37:13 +00:00
PowerPC This patch adds support for the vector quadword add/sub instructions introduced 2015-05-25 15:49:26 +00:00
R600
Sparc
SystemZ
X86