llvm-6502/test/CodeGen
Logan Chien 18cba562c8 Fix ARM unwind opcode assembler in several cases.
Changes to ARM unwind opcode assembler:

* Fix multiple .save or .vsave directives.  Besides, the
  order is preserved now.

* For the directives which will generate multiple opcodes,
  such as ".save {r0-r11}", the order of the unwind opcode
  is fixed now, i.e. the registers with less encoding value
  are popped first.

* Fix the $sp offset calculation.  Now, we can use the
  .setfp, .pad, .save, and .vsave directives at any order.

Changes to test cases:

* Add test cases to check the order of multiple opcodes
  for the .save directive.

* Fix the incorrect $sp offset in the test case.  The
  stack pointer offset specified in the test case was
  incorrect.  (Changed test cases: ehabi-mc-section.ll and
  ehabi-mc.ll)

* The opcode to restore $sp are slightly reordered.  The
  behavior are not changed, and the new output is same
  as the output of GNU as.  (Changed test cases:
  eh-directive-pad.s and eh-directive-setfp.s)


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@183627 91177308-0d34-0410-b5e6-96231b3b80d8
2013-06-09 12:22:30 +00:00
..
AArch64 Change how we iterate over relocations on ELF. 2013-05-30 03:05:14 +00:00
ARM Fix ARM unwind opcode assembler in several cases. 2013-06-09 12:22:30 +00:00
CPP
Generic Drop @llvm.annotation and @llvm.ptr.annotation intrinsics during codegen. 2013-05-21 14:37:16 +00:00
Hexagon Hexagon: Pass to replace tranfer/copy instructions into combine instruction 2013-05-14 18:54:06 +00:00
Inputs
MBlaze
Mips Teach AsmPrinter how to print odd constants. 2013-06-07 18:36:03 +00:00
MSP430
NVPTX [NVPTX] Re-enable support for virtual registers in the final output 2013-05-31 12:14:49 +00:00
PowerPC Disallow i64 div/rem in PPC32 counter loops 2013-06-07 22:16:19 +00:00
R600 R600: Anti dep better handled in tex clause 2013-06-07 23:30:26 +00:00
SI
SPARC [Sparc] Delete FPMover Pass and remove Fp* Pseudo-instructions from Sparc backend. 2013-06-08 15:32:59 +00:00
SystemZ [SystemZ] Don't use LOAD and STORE REVERSED for volatile accesses 2013-05-31 13:25:22 +00:00
Thumb
Thumb2 Cortex-R5 can issue Thumb2 integer division instructions. 2013-06-04 22:52:09 +00:00
X86 Removed PackedDouble domain from scalar instructions. Added more formats for the scalar stuff. 2013-06-09 07:37:10 +00:00
XCore