mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-19 19:29:31 +00:00
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@45871 91177308-0d34-0410-b5e6-96231b3b80d8
68 lines
1.9 KiB
C++
68 lines
1.9 KiB
C++
//===-- AlphaBranchSelector.cpp - Convert Pseudo branchs ----------*- C++ -*-=//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// Replace Pseudo COND_BRANCH_* with their appropriate real branch
|
|
// Simplified version of the PPC Branch Selector
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#include "Alpha.h"
|
|
#include "AlphaInstrInfo.h"
|
|
#include "llvm/CodeGen/MachineFunctionPass.h"
|
|
#include "llvm/Support/Compiler.h"
|
|
#include "llvm/Target/TargetMachine.h"
|
|
#include "llvm/Target/TargetAsmInfo.h"
|
|
using namespace llvm;
|
|
|
|
namespace {
|
|
struct VISIBILITY_HIDDEN AlphaBSel : public MachineFunctionPass {
|
|
static char ID;
|
|
AlphaBSel() : MachineFunctionPass((intptr_t)&ID) {}
|
|
|
|
virtual bool runOnMachineFunction(MachineFunction &Fn);
|
|
|
|
virtual const char *getPassName() const {
|
|
return "Alpha Branch Selection";
|
|
}
|
|
};
|
|
char AlphaBSel::ID = 0;
|
|
}
|
|
|
|
/// createAlphaBranchSelectionPass - returns an instance of the Branch Selection
|
|
/// Pass
|
|
///
|
|
FunctionPass *llvm::createAlphaBranchSelectionPass() {
|
|
return new AlphaBSel();
|
|
}
|
|
|
|
bool AlphaBSel::runOnMachineFunction(MachineFunction &Fn) {
|
|
|
|
for (MachineFunction::iterator MFI = Fn.begin(), E = Fn.end(); MFI != E;
|
|
++MFI) {
|
|
MachineBasicBlock *MBB = MFI;
|
|
|
|
for (MachineBasicBlock::iterator MBBI = MBB->begin(), EE = MBB->end();
|
|
MBBI != EE; ++MBBI) {
|
|
if (MBBI->getOpcode() == Alpha::COND_BRANCH_I ||
|
|
MBBI->getOpcode() == Alpha::COND_BRANCH_F) {
|
|
|
|
// condbranch operands:
|
|
// 0. bc opcode
|
|
// 1. reg
|
|
// 2. target MBB
|
|
const TargetInstrInfo *TII = Fn.getTarget().getInstrInfo();
|
|
MBBI->setDesc(TII->get(MBBI->getOperand(0).getImm()));
|
|
}
|
|
}
|
|
}
|
|
|
|
return true;
|
|
}
|
|
|