mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-11-02 07:11:49 +00:00
8afb08e5b5
Summary: This patch is necessary so that they do not fail on MIPS32r6/MIPS64r6 when -integrated-as is enabled by default and we correctly detect the host CPU. No functional change since these tests are testing the behaviour of the constraint used for the third operand rather than the mnemonic. Depends on D3842 Reviewers: zoran.jovanovic, jkolek, vmedic Reviewed By: vmedic Differential Revision: http://reviews.llvm.org/D3843 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@209421 91177308-0d34-0410-b5e6-96231b3b80d8
17 lines
484 B
LLVM
17 lines
484 B
LLVM
;
|
|
; This is a negative test. The constant value given for the constraint (P).
|
|
; A constant in the range of 1 to 655535 inclusive.
|
|
; Our example uses the positive value 655536.
|
|
;
|
|
; RUN: not llc -march=mipsel < %s 2> %t
|
|
; RUN: FileCheck --check-prefix=CHECK-ERRORS < %t %s
|
|
|
|
define i32 @main() nounwind {
|
|
entry:
|
|
|
|
;CHECK-ERRORS: error: invalid operand for inline asm constraint 'P'
|
|
|
|
tail call i32 asm sideeffect "addiu $0,$1,$2", "=r,r,P"(i32 undef, i32 655536) nounwind
|
|
ret i32 0
|
|
}
|