mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-24 22:32:47 +00:00
76020ed6f3
Filling no-ops is done just before emitting of assembly, when the instruction stream is final. No-ops are inserted to align the instructions so the dual-issue of the pipeline is utilized. This speeds up generated code with a minimum of 1% on a select set of algorithms. This pass may be redundant if the instruction scheduler and all subsequent passes that modify the instruction stream (prolog+epilog inserter, register scavenger, are there others?) are made aware of the instruction alignments. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@123226 91177308-0d34-0410-b5e6-96231b3b80d8
71 lines
2.2 KiB
C++
71 lines
2.2 KiB
C++
//===-- SPUTargetMachine.cpp - Define TargetMachine for Cell SPU ----------===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// Top-level implementation for the Cell SPU target.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#include "SPU.h"
|
|
#include "SPURegisterNames.h"
|
|
#include "SPUMCAsmInfo.h"
|
|
#include "SPUTargetMachine.h"
|
|
#include "llvm/PassManager.h"
|
|
#include "llvm/CodeGen/RegAllocRegistry.h"
|
|
#include "llvm/CodeGen/SchedulerRegistry.h"
|
|
#include "llvm/Target/TargetRegistry.h"
|
|
|
|
using namespace llvm;
|
|
|
|
extern "C" void LLVMInitializeCellSPUTarget() {
|
|
// Register the target.
|
|
RegisterTargetMachine<SPUTargetMachine> X(TheCellSPUTarget);
|
|
RegisterAsmInfo<SPULinuxMCAsmInfo> Y(TheCellSPUTarget);
|
|
}
|
|
|
|
const std::pair<unsigned, int> *
|
|
SPUFrameLowering::getCalleeSaveSpillSlots(unsigned &NumEntries) const {
|
|
NumEntries = 1;
|
|
return &LR[0];
|
|
}
|
|
|
|
SPUTargetMachine::SPUTargetMachine(const Target &T, const std::string &TT,
|
|
const std::string &FS)
|
|
: LLVMTargetMachine(T, TT),
|
|
Subtarget(TT, FS),
|
|
DataLayout(Subtarget.getTargetDataString()),
|
|
InstrInfo(*this),
|
|
FrameLowering(Subtarget),
|
|
TLInfo(*this),
|
|
TSInfo(*this),
|
|
InstrItins(Subtarget.getInstrItineraryData()) {
|
|
// For the time being, use static relocations, since there's really no
|
|
// support for PIC yet.
|
|
setRelocationModel(Reloc::Static);
|
|
}
|
|
|
|
//===----------------------------------------------------------------------===//
|
|
// Pass Pipeline Configuration
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
bool SPUTargetMachine::addInstSelector(PassManagerBase &PM,
|
|
CodeGenOpt::Level OptLevel) {
|
|
// Install an instruction selector.
|
|
PM.add(createSPUISelDag(*this));
|
|
return false;
|
|
}
|
|
|
|
// passes to run just before printing the assembly
|
|
bool SPUTargetMachine::
|
|
addPreEmitPass(PassManagerBase &PM, CodeGenOpt::Level OptLevel)
|
|
{
|
|
//align instructions with nops/lnops for dual issue
|
|
PM.add(createSPUNopFillerPass(*this));
|
|
return true;
|
|
}
|