mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-06 05:29:55 +00:00
da272d1a70
produce a table based matcher instead of gobs of C++ Code. Though it's not done yet, the shrinkage seems promising, the table for the X86 ISel is 75K and still has a lot of optimization to come (compare to the ~1.5M of .o generated the old way, much of which will go away). The code is currently disabled by default (the #if 0 in DAGISelEmitter.cpp). When enabled it generates a dead SelectCode2 function in the DAGISel Header which will eventually replace SelectCode. There is still a lot of stuff left to do, which are documented with a trail of FIXMEs. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@96215 91177308-0d34-0410-b5e6-96231b3b80d8
42 lines
945 B
CMake
42 lines
945 B
CMake
add_executable(tblgen
|
|
AsmMatcherEmitter.cpp
|
|
AsmWriterEmitter.cpp
|
|
AsmWriterInst.cpp
|
|
CallingConvEmitter.cpp
|
|
ClangDiagnosticsEmitter.cpp
|
|
CodeEmitterGen.cpp
|
|
CodeGenDAGPatterns.cpp
|
|
CodeGenInstruction.cpp
|
|
CodeGenTarget.cpp
|
|
DAGISelEmitter.cpp
|
|
DAGISelMatcherEmitter.cpp
|
|
DAGISelMatcherGen.cpp
|
|
DAGISelMatcher.cpp
|
|
DisassemblerEmitter.cpp
|
|
EDEmitter.cpp
|
|
FastISelEmitter.cpp
|
|
InstrEnumEmitter.cpp
|
|
InstrInfoEmitter.cpp
|
|
IntrinsicEmitter.cpp
|
|
LLVMCConfigurationEmitter.cpp
|
|
OptParserEmitter.cpp
|
|
Record.cpp
|
|
RegisterInfoEmitter.cpp
|
|
SubtargetEmitter.cpp
|
|
TGLexer.cpp
|
|
TGParser.cpp
|
|
TGValueTypes.cpp
|
|
TableGen.cpp
|
|
TableGenBackend.cpp
|
|
X86DisassemblerTables.cpp
|
|
X86RecognizableInstr.cpp
|
|
)
|
|
|
|
target_link_libraries(tblgen LLVMSupport LLVMSystem)
|
|
if( MINGW )
|
|
target_link_libraries(tblgen imagehlp psapi)
|
|
endif( MINGW )
|
|
if( LLVM_ENABLE_THREADS AND HAVE_LIBPTHREAD )
|
|
target_link_libraries(tblgen pthread)
|
|
endif()
|