mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-21 00:32:23 +00:00
56519aac04
The i64_buildvector test in this file relies on the alignment of i64 and f64 types being the same, which is true for Darwin but not AAPCS. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@125525 91177308-0d34-0410-b5e6-96231b3b80d8
108 lines
3.9 KiB
LLVM
108 lines
3.9 KiB
LLVM
; RUN: llc < %s -mtriple=armv7-apple-darwin | FileCheck %s
|
|
|
|
; PR7158
|
|
define i32 @test_pr7158() nounwind {
|
|
bb.nph55.bb.nph55.split_crit_edge:
|
|
br label %bb3
|
|
|
|
bb3: ; preds = %bb3, %bb.nph55.bb.nph55.split_crit_edge
|
|
br i1 undef, label %bb.i19, label %bb3
|
|
|
|
bb.i19: ; preds = %bb.i19, %bb3
|
|
%0 = insertelement <4 x float> undef, float undef, i32 3 ; <<4 x float>> [#uses=3]
|
|
%1 = fmul <4 x float> %0, %0 ; <<4 x float>> [#uses=1]
|
|
%2 = bitcast <4 x float> %1 to <2 x double> ; <<2 x double>> [#uses=0]
|
|
%3 = fmul <4 x float> %0, undef ; <<4 x float>> [#uses=0]
|
|
br label %bb.i19
|
|
}
|
|
|
|
; Check that the DAG combiner does not arbitrarily modify BUILD_VECTORs
|
|
; after legalization.
|
|
define void @test_illegal_build_vector() nounwind {
|
|
entry:
|
|
store <2 x i64> undef, <2 x i64>* undef, align 16
|
|
%0 = load <16 x i8>* undef, align 16 ; <<16 x i8>> [#uses=1]
|
|
%1 = or <16 x i8> zeroinitializer, %0 ; <<16 x i8>> [#uses=1]
|
|
store <16 x i8> %1, <16 x i8>* undef, align 16
|
|
ret void
|
|
}
|
|
|
|
; Radar 8407927: Make sure that VMOVRRD gets optimized away when the result is
|
|
; converted back to be used as a vector type.
|
|
; CHECK: test_vmovrrd_combine
|
|
define <4 x i32> @test_vmovrrd_combine() nounwind {
|
|
entry:
|
|
br i1 undef, label %bb1, label %bb2
|
|
|
|
bb1:
|
|
%0 = bitcast <2 x i64> zeroinitializer to <2 x double>
|
|
%1 = extractelement <2 x double> %0, i32 0
|
|
%2 = bitcast double %1 to i64
|
|
%3 = insertelement <1 x i64> undef, i64 %2, i32 0
|
|
; CHECK-NOT: vmov s
|
|
; CHECK: vext.8
|
|
%4 = shufflevector <1 x i64> %3, <1 x i64> undef, <2 x i32> <i32 0, i32 1>
|
|
%tmp2006.3 = bitcast <2 x i64> %4 to <16 x i8>
|
|
%5 = shufflevector <16 x i8> %tmp2006.3, <16 x i8> undef, <16 x i32> <i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15, i32 16, i32 17, i32 18, i32 19>
|
|
%tmp2004.3 = bitcast <16 x i8> %5 to <4 x i32>
|
|
br i1 undef, label %bb2, label %bb1
|
|
|
|
bb2:
|
|
%result = phi <4 x i32> [ undef, %entry ], [ %tmp2004.3, %bb1 ]
|
|
ret <4 x i32> %result
|
|
}
|
|
|
|
; Test trying to do a ShiftCombine on illegal types.
|
|
; The vector should be split first.
|
|
define void @lshrIllegalType(<8 x i32>* %A) nounwind {
|
|
%tmp1 = load <8 x i32>* %A
|
|
%tmp2 = lshr <8 x i32> %tmp1, < i32 3, i32 3, i32 3, i32 3, i32 3, i32 3, i32 3, i32 3>
|
|
store <8 x i32> %tmp2, <8 x i32>* %A
|
|
ret void
|
|
}
|
|
|
|
; Test folding a binary vector operation with constant BUILD_VECTOR
|
|
; operands with i16 elements.
|
|
define void @test_i16_constant_fold() nounwind optsize {
|
|
entry:
|
|
%0 = sext <4 x i1> zeroinitializer to <4 x i16>
|
|
%1 = add <4 x i16> %0, zeroinitializer
|
|
%2 = shufflevector <4 x i16> %1, <4 x i16> undef, <8 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7>
|
|
%3 = add <8 x i16> %2, <i16 1, i16 1, i16 1, i16 1, i16 1, i16 1, i16 1, i16 1>
|
|
%4 = trunc <8 x i16> %3 to <8 x i8>
|
|
tail call void @llvm.arm.neon.vst1.v8i8(i8* undef, <8 x i8> %4, i32 1)
|
|
unreachable
|
|
}
|
|
|
|
declare void @llvm.arm.neon.vst1.v8i8(i8*, <8 x i8>, i32) nounwind
|
|
|
|
; Test that loads and stores of i64 vector elements are handled as f64 values
|
|
; so they are not split up into i32 values. Radar 8755338.
|
|
define void @i64_buildvector(i64* %ptr, <2 x i64>* %vp) nounwind {
|
|
; CHECK: i64_buildvector
|
|
; CHECK: vldr.64
|
|
%t0 = load i64* %ptr, align 4
|
|
%t1 = insertelement <2 x i64> undef, i64 %t0, i32 0
|
|
store <2 x i64> %t1, <2 x i64>* %vp
|
|
ret void
|
|
}
|
|
|
|
define void @i64_insertelement(i64* %ptr, <2 x i64>* %vp) nounwind {
|
|
; CHECK: i64_insertelement
|
|
; CHECK: vldr.64
|
|
%t0 = load i64* %ptr, align 4
|
|
%vec = load <2 x i64>* %vp
|
|
%t1 = insertelement <2 x i64> %vec, i64 %t0, i32 0
|
|
store <2 x i64> %t1, <2 x i64>* %vp
|
|
ret void
|
|
}
|
|
|
|
define void @i64_extractelement(i64* %ptr, <2 x i64>* %vp) nounwind {
|
|
; CHECK: i64_extractelement
|
|
; CHECK: vstr.64
|
|
%vec = load <2 x i64>* %vp
|
|
%t1 = extractelement <2 x i64> %vec, i32 0
|
|
store i64 %t1, i64* %ptr
|
|
ret void
|
|
}
|