mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-09-01 19:29:22 +00:00
JITCodeEmitter and ObjectCodeEmitter. No functional changes yet. Patch by Aaron Gray git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@72631 91177308-0d34-0410-b5e6-96231b3b80d8
125 lines
4.7 KiB
C++
125 lines
4.7 KiB
C++
//===-- X86TargetMachine.h - Define TargetMachine for the X86 ---*- C++ -*-===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file declares the X86 specific subclass of TargetMachine.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef X86TARGETMACHINE_H
|
|
#define X86TARGETMACHINE_H
|
|
|
|
#include "llvm/Target/TargetMachine.h"
|
|
#include "llvm/Target/TargetData.h"
|
|
#include "llvm/Target/TargetFrameInfo.h"
|
|
#include "X86.h"
|
|
#include "X86ELFWriterInfo.h"
|
|
#include "X86InstrInfo.h"
|
|
#include "X86JITInfo.h"
|
|
#include "X86Subtarget.h"
|
|
#include "X86ISelLowering.h"
|
|
|
|
namespace llvm {
|
|
|
|
class raw_ostream;
|
|
|
|
class X86TargetMachine : public LLVMTargetMachine {
|
|
X86Subtarget Subtarget;
|
|
const TargetData DataLayout; // Calculates type size & alignment
|
|
TargetFrameInfo FrameInfo;
|
|
X86InstrInfo InstrInfo;
|
|
X86JITInfo JITInfo;
|
|
X86TargetLowering TLInfo;
|
|
X86ELFWriterInfo ELFWriterInfo;
|
|
Reloc::Model DefRelocModel; // Reloc model before it's overridden.
|
|
|
|
protected:
|
|
virtual const TargetAsmInfo *createTargetAsmInfo() const;
|
|
|
|
// To avoid having target depend on the asmprinter stuff libraries, asmprinter
|
|
// set this functions to ctor pointer at startup time if they are linked in.
|
|
typedef FunctionPass *(*AsmPrinterCtorFn)(raw_ostream &o,
|
|
X86TargetMachine &tm,
|
|
CodeGenOpt::Level OptLevel,
|
|
bool verbose);
|
|
static AsmPrinterCtorFn AsmPrinterCtor;
|
|
|
|
public:
|
|
X86TargetMachine(const Module &M, const std::string &FS, bool is64Bit);
|
|
|
|
virtual const X86InstrInfo *getInstrInfo() const { return &InstrInfo; }
|
|
virtual const TargetFrameInfo *getFrameInfo() const { return &FrameInfo; }
|
|
virtual X86JITInfo *getJITInfo() { return &JITInfo; }
|
|
virtual const X86Subtarget *getSubtargetImpl() const{ return &Subtarget; }
|
|
virtual X86TargetLowering *getTargetLowering() const {
|
|
return const_cast<X86TargetLowering*>(&TLInfo);
|
|
}
|
|
virtual const X86RegisterInfo *getRegisterInfo() const {
|
|
return &InstrInfo.getRegisterInfo();
|
|
}
|
|
virtual const TargetData *getTargetData() const { return &DataLayout; }
|
|
virtual const X86ELFWriterInfo *getELFWriterInfo() const {
|
|
return Subtarget.isTargetELF() ? &ELFWriterInfo : 0;
|
|
}
|
|
|
|
static unsigned getModuleMatchQuality(const Module &M);
|
|
static unsigned getJITMatchQuality();
|
|
|
|
static void registerAsmPrinter(AsmPrinterCtorFn F) {
|
|
AsmPrinterCtor = F;
|
|
}
|
|
|
|
// Set up the pass pipeline.
|
|
virtual bool addInstSelector(PassManagerBase &PM, CodeGenOpt::Level OptLevel);
|
|
virtual bool addPreRegAlloc(PassManagerBase &PM, CodeGenOpt::Level OptLevel);
|
|
virtual bool addPostRegAlloc(PassManagerBase &PM, CodeGenOpt::Level OptLevel);
|
|
virtual bool addAssemblyEmitter(PassManagerBase &PM,
|
|
CodeGenOpt::Level OptLevel,
|
|
bool Verbose, raw_ostream &Out);
|
|
virtual bool addCodeEmitter(PassManagerBase &PM, CodeGenOpt::Level OptLevel,
|
|
bool DumpAsm, MachineCodeEmitter &MCE);
|
|
virtual bool addCodeEmitter(PassManagerBase &PM, CodeGenOpt::Level OptLevel,
|
|
bool DumpAsm, JITCodeEmitter &JCE);
|
|
virtual bool addSimpleCodeEmitter(PassManagerBase &PM,
|
|
CodeGenOpt::Level OptLevel,
|
|
bool DumpAsm, MachineCodeEmitter &MCE);
|
|
virtual bool addSimpleCodeEmitter(PassManagerBase &PM,
|
|
CodeGenOpt::Level OptLevel,
|
|
bool DumpAsm, JITCodeEmitter &JCE);
|
|
|
|
/// symbolicAddressesAreRIPRel - Return true if symbolic addresses are
|
|
/// RIP-relative on this machine, taking into consideration the relocation
|
|
/// model and subtarget. RIP-relative addresses cannot have a separate
|
|
/// base or index register.
|
|
bool symbolicAddressesAreRIPRel() const;
|
|
};
|
|
|
|
/// X86_32TargetMachine - X86 32-bit target machine.
|
|
///
|
|
class X86_32TargetMachine : public X86TargetMachine {
|
|
public:
|
|
X86_32TargetMachine(const Module &M, const std::string &FS);
|
|
|
|
static unsigned getJITMatchQuality();
|
|
static unsigned getModuleMatchQuality(const Module &M);
|
|
};
|
|
|
|
/// X86_64TargetMachine - X86 64-bit target machine.
|
|
///
|
|
class X86_64TargetMachine : public X86TargetMachine {
|
|
public:
|
|
X86_64TargetMachine(const Module &M, const std::string &FS);
|
|
|
|
static unsigned getJITMatchQuality();
|
|
static unsigned getModuleMatchQuality(const Module &M);
|
|
};
|
|
|
|
} // End llvm namespace
|
|
|
|
#endif
|