| .. |
|
argaddr.ll
|
add a "load effective address"
|
2006-08-17 17:09:40 +00:00 |
|
bits.ll
|
implement shl and sra
|
2006-09-08 17:36:23 +00:00 |
|
branch.ll
|
add the SETULT condition code
|
2006-09-03 13:19:16 +00:00 |
|
call.ll
|
fix some bugs affecting functions with no arguments
|
2006-10-06 17:26:30 +00:00 |
|
constants.ll
|
if a constant can't be an immediate, add it to the constant pool
|
2006-09-21 11:29:52 +00:00 |
|
dg.exp
|
create test/Regression/CodeGen/ARM/ and add a minimal test to it
|
2006-05-25 10:49:19 +00:00 |
|
fp.ll
|
implement FUITOS and FUITOD
|
2006-10-07 14:24:52 +00:00 |
|
fparith.ll
|
add FNEGS and FNEGD
|
2006-10-13 17:37:35 +00:00 |
|
fpcmp.ll
|
fix some fp condition codes
|
2006-10-14 13:42:53 +00:00 |
|
fpconv.ll
|
uint <-> double conversion
|
2006-10-10 20:38:57 +00:00 |
|
hello.ll
|
use a 'register pressure reducing' scheduler
|
2006-08-04 12:48:42 +00:00 |
|
ldr.ll
|
select code like
|
2006-08-14 19:01:24 +00:00 |
|
long.ll
|
add SBCS and SUBS
|
2006-10-13 17:19:20 +00:00 |
|
mul.ll
|
Implement a MachineFunctionPass to fix the mul instruction
|
2006-09-19 15:49:25 +00:00 |
|
ret_arg1.ll
|
added some tests for argument passing
|
2006-06-01 22:01:25 +00:00 |
|
ret_arg2.ll
|
added some tests for argument passing
|
2006-06-01 22:01:25 +00:00 |
|
ret_arg3.ll
|
added some tests for argument passing
|
2006-06-01 22:01:25 +00:00 |
|
ret_arg4.ll
|
added some tests for argument passing
|
2006-06-01 22:01:25 +00:00 |
|
ret_arg5.ll
|
initial implementation of ARMRegisterInfo::eliminateFrameIndex
|
2006-06-18 00:08:07 +00:00 |
|
ret_void.ll
|
added some tests for argument passing
|
2006-06-01 22:01:25 +00:00 |
|
select.ll
|
more condition codes
|
2006-09-21 13:06:26 +00:00 |
|
vargs2.ll
|
test case for varargs functions
|
2006-08-25 17:57:36 +00:00 |
|
vargs.ll
|
fix the spill code
|
2006-08-09 16:41:12 +00:00 |
6c5ae3edd3