mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-20 11:29:24 +00:00
fb743a937f
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@5685 91177308-0d34-0410-b5e6-96231b3b80d8
30 lines
1.1 KiB
C++
30 lines
1.1 KiB
C++
//===- PromoteMemToReg.h - Promote Allocas to Scalars -----------*- C++ -*-===//
|
|
//
|
|
// This file exposes an interface to promote alloca instructions to SSA
|
|
// registers, by using the SSA construction algorithm.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef TRANSFORMS_UTILS_PROMOTEMEMTOREG_H
|
|
#define TRANSFORMS_UTILS_PROMOTEMEMTOREG_H
|
|
|
|
class AllocaInst;
|
|
class DominanceFrontier;
|
|
class TargetData;
|
|
#include <vector>
|
|
|
|
/// isAllocaPromotable - Return true if this alloca is legal for promotion.
|
|
/// This is true if there are only loads and stores to the alloca...
|
|
///
|
|
bool isAllocaPromotable(const AllocaInst *AI, const TargetData &TD);
|
|
|
|
/// PromoteMemToReg - Promote the specified list of alloca instructions into
|
|
/// scalar registers, inserting PHI nodes as appropriate. This function makes
|
|
/// use of DominanceFrontier information. This function does not modify the CFG
|
|
/// of the function at all. All allocas must be from the same function.
|
|
///
|
|
void PromoteMemToReg(const std::vector<AllocaInst*> &Allocas,
|
|
DominanceFrontier &DF, const TargetData &TD);
|
|
|
|
#endif
|