mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-07-23 01:30:19 +00:00
72062f5744
This patch adds support for AArch64 (ARM's 64-bit architecture) to
LLVM in the "experimental" category. Currently, it won't be built
unless requested explicitly.
This initial commit should have support for:
+ Assembly of all scalar (i.e. non-NEON, non-Crypto) instructions
(except the late addition CRC instructions).
+ CodeGen features required for C++03 and C99.
+ Compilation for the "small" memory model: code+static data <
4GB.
+ Absolute and position-independent code.
+ GNU-style (i.e. "__thread") TLS.
+ Debugging information.
The principal omission, currently, is performance tuning.
This patch excludes the NEON support also reviewed due to an outbreak of
batshit insanity in our legal department. That will be committed soon bringing
the changes to precisely what has been approved.
Further reviews would be gratefully received.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@174054 91177308-0d34-0410-b5e6-96231b3b80d8
70 lines
2.0 KiB
C++
70 lines
2.0 KiB
C++
//=== AArch64TargetMachine.h - Define TargetMachine for AArch64 -*- C++ -*-===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file declares the AArch64 specific subclass of TargetMachine.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef LLVM_AARCH64TARGETMACHINE_H
|
|
#define LLVM_AARCH64TARGETMACHINE_H
|
|
|
|
#include "AArch64FrameLowering.h"
|
|
#include "AArch64ISelLowering.h"
|
|
#include "AArch64InstrInfo.h"
|
|
#include "AArch64SelectionDAGInfo.h"
|
|
#include "AArch64Subtarget.h"
|
|
#include "llvm/IR/DataLayout.h"
|
|
#include "llvm/Target/TargetMachine.h"
|
|
|
|
namespace llvm {
|
|
|
|
class AArch64TargetMachine : public LLVMTargetMachine {
|
|
AArch64Subtarget Subtarget;
|
|
AArch64InstrInfo InstrInfo;
|
|
const DataLayout DL;
|
|
AArch64TargetLowering TLInfo;
|
|
AArch64SelectionDAGInfo TSInfo;
|
|
AArch64FrameLowering FrameLowering;
|
|
|
|
public:
|
|
AArch64TargetMachine(const Target &T, StringRef TT, StringRef CPU,
|
|
StringRef FS, const TargetOptions &Options,
|
|
Reloc::Model RM, CodeModel::Model CM,
|
|
CodeGenOpt::Level OL);
|
|
|
|
const AArch64InstrInfo *getInstrInfo() const {
|
|
return &InstrInfo;
|
|
}
|
|
|
|
const AArch64FrameLowering *getFrameLowering() const {
|
|
return &FrameLowering;
|
|
}
|
|
|
|
const AArch64TargetLowering *getTargetLowering() const {
|
|
return &TLInfo;
|
|
}
|
|
|
|
const AArch64SelectionDAGInfo *getSelectionDAGInfo() const {
|
|
return &TSInfo;
|
|
}
|
|
|
|
const AArch64Subtarget *getSubtargetImpl() const { return &Subtarget; }
|
|
|
|
const DataLayout *getDataLayout() const { return &DL; }
|
|
|
|
const TargetRegisterInfo *getRegisterInfo() const {
|
|
return &InstrInfo.getRegisterInfo();
|
|
}
|
|
TargetPassConfig *createPassConfig(PassManagerBase &PM);
|
|
};
|
|
|
|
}
|
|
|
|
#endif
|