mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-13 20:32:21 +00:00
71d56462a1
This adds new instructions for Hexagon V4 architecture. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@156071 91177308-0d34-0410-b5e6-96231b3b80d8
68 lines
2.1 KiB
TableGen
68 lines
2.1 KiB
TableGen
//==- HexagonInstrFormats.td - Hexagon Instruction Formats --*- tablegen -*-==//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file describes the Hexagon V4 instruction classes in TableGen format.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
//----------------------------------------------------------------------------//
|
|
// Hexagon Intruction Flags +
|
|
//
|
|
// *** Must match BaseInfo.h ***
|
|
//----------------------------------------------------------------------------//
|
|
|
|
def TypeMEMOP : Type<9>;
|
|
def TypeNV : Type<10>;
|
|
def TypePREFIX : Type<30>;
|
|
|
|
//----------------------------------------------------------------------------//
|
|
// Intruction Classes Definitions +
|
|
//----------------------------------------------------------------------------//
|
|
|
|
//
|
|
// NV type instructions.
|
|
//
|
|
class NVInst_V4<dag outs, dag ins, string asmstr, list<dag> pattern>
|
|
: InstHexagon<outs, ins, asmstr, pattern, "", NV_V4, TypeNV> {
|
|
bits<5> rd;
|
|
bits<5> rs;
|
|
bits<13> imm13;
|
|
}
|
|
|
|
// Definition of Post increment new value store.
|
|
class NVInstPost_V4<dag outs, dag ins, string asmstr, list<dag> pattern,
|
|
string cstr>
|
|
: InstHexagon<outs, ins, asmstr, pattern, cstr, NV_V4, TypeNV> {
|
|
bits<5> rd;
|
|
bits<5> rs;
|
|
bits<5> rt;
|
|
bits<13> imm13;
|
|
}
|
|
|
|
// Post increment ST Instruction.
|
|
class NVInstPI_V4<dag outs, dag ins, string asmstr, list<dag> pattern,
|
|
string cstr>
|
|
: NVInstPost_V4<outs, ins, asmstr, pattern, cstr> {
|
|
let rt{0-4} = 0;
|
|
}
|
|
|
|
class MEMInst_V4<dag outs, dag ins, string asmstr, list<dag> pattern>
|
|
: InstHexagon<outs, ins, asmstr, pattern, "", MEM_V4, TypeMEMOP> {
|
|
bits<5> rd;
|
|
bits<5> rs;
|
|
bits<6> imm6;
|
|
}
|
|
|
|
class Immext<dag outs, dag ins, string asmstr, list<dag> pattern>
|
|
: InstHexagon<outs, ins, asmstr, pattern, "", PREFIX, TypePREFIX> {
|
|
let isCodeGenOnly = 1;
|
|
|
|
bits<26> imm26;
|
|
}
|