mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-07-05 13:29:22 +00:00
ff18b9ff38
The Cortex-M7 has 3 options for its FPU: none, FPv5-SP-D16 and FPv5-DP-D16. FPv5 has the same instructions as FP-ARMv8, so it can be modelled using the same target feature, and all double-precision operations are already disabled by the fp-only-sp target features. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@218747 91177308-0d34-0410-b5e6-96231b3b80d8
35 lines
1.1 KiB
C++
35 lines
1.1 KiB
C++
//===-- ARMFPUName.def - List of the ARM FPU names --------------*- C++ -*-===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file contains the list of the supported ARM FPU names.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
// NOTE: NO INCLUDE GUARD DESIRED!
|
|
|
|
#ifndef ARM_FPU_NAME
|
|
#error "You must define ARM_FPU_NAME(NAME, ID) before including ARMFPUName.h"
|
|
#endif
|
|
|
|
ARM_FPU_NAME("vfp", VFP)
|
|
ARM_FPU_NAME("vfpv2", VFPV2)
|
|
ARM_FPU_NAME("vfpv3", VFPV3)
|
|
ARM_FPU_NAME("vfpv3-d16", VFPV3_D16)
|
|
ARM_FPU_NAME("vfpv4", VFPV4)
|
|
ARM_FPU_NAME("vfpv4-d16", VFPV4_D16)
|
|
ARM_FPU_NAME("fpv5-d16", FPV5_D16)
|
|
ARM_FPU_NAME("fp-armv8", FP_ARMV8)
|
|
ARM_FPU_NAME("neon", NEON)
|
|
ARM_FPU_NAME("neon-vfpv4", NEON_VFPV4)
|
|
ARM_FPU_NAME("neon-fp-armv8", NEON_FP_ARMV8)
|
|
ARM_FPU_NAME("crypto-neon-fp-armv8", CRYPTO_NEON_FP_ARMV8)
|
|
ARM_FPU_NAME("softvfp", SOFTVFP)
|
|
|
|
#undef ARM_FPU_NAME
|