mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-07-26 21:30:32 +00:00
00e08fcaa0
Add header guards to files that were missing guards. Remove #endif comments as they don't seem common in LLVM (we can easily add them back if we decide they're useful) Changes made by clang-tidy with minor tweaks. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@215558 91177308-0d34-0410-b5e6-96231b3b80d8
114 lines
4.1 KiB
C++
114 lines
4.1 KiB
C++
//===-- PPCRegisterInfo.h - PowerPC Register Information Impl ---*- C++ -*-===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file contains the PowerPC implementation of the TargetRegisterInfo
|
|
// class.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef LLVM_LIB_TARGET_POWERPC_PPCREGISTERINFO_H
|
|
#define LLVM_LIB_TARGET_POWERPC_PPCREGISTERINFO_H
|
|
|
|
#include "PPC.h"
|
|
#include "llvm/ADT/DenseMap.h"
|
|
|
|
#define GET_REGINFO_HEADER
|
|
#include "PPCGenRegisterInfo.inc"
|
|
|
|
namespace llvm {
|
|
class PPCSubtarget;
|
|
class TargetInstrInfo;
|
|
class Type;
|
|
|
|
class PPCRegisterInfo : public PPCGenRegisterInfo {
|
|
DenseMap<unsigned, unsigned> ImmToIdxMap;
|
|
const PPCSubtarget &Subtarget;
|
|
public:
|
|
PPCRegisterInfo(const PPCSubtarget &SubTarget);
|
|
|
|
/// getPointerRegClass - Return the register class to use to hold pointers.
|
|
/// This is used for addressing modes.
|
|
const TargetRegisterClass *
|
|
getPointerRegClass(const MachineFunction &MF, unsigned Kind=0) const override;
|
|
|
|
unsigned getRegPressureLimit(const TargetRegisterClass *RC,
|
|
MachineFunction &MF) const override;
|
|
|
|
const TargetRegisterClass*
|
|
getLargestLegalSuperClass(const TargetRegisterClass *RC) const override;
|
|
|
|
/// Code Generation virtual methods...
|
|
const MCPhysReg *
|
|
getCalleeSavedRegs(const MachineFunction* MF =nullptr) const override;
|
|
const uint32_t *getCallPreservedMask(CallingConv::ID CC) const override;
|
|
const uint32_t *getNoPreservedMask() const;
|
|
|
|
BitVector getReservedRegs(const MachineFunction &MF) const override;
|
|
|
|
/// We require the register scavenger.
|
|
bool requiresRegisterScavenging(const MachineFunction &MF) const override {
|
|
return true;
|
|
}
|
|
|
|
bool requiresFrameIndexScavenging(const MachineFunction &MF) const override {
|
|
return true;
|
|
}
|
|
|
|
bool trackLivenessAfterRegAlloc(const MachineFunction &MF) const override {
|
|
return true;
|
|
}
|
|
|
|
bool requiresVirtualBaseRegisters(const MachineFunction &MF) const override {
|
|
return true;
|
|
}
|
|
|
|
void lowerDynamicAlloc(MachineBasicBlock::iterator II) const;
|
|
void lowerCRSpilling(MachineBasicBlock::iterator II,
|
|
unsigned FrameIndex) const;
|
|
void lowerCRRestore(MachineBasicBlock::iterator II,
|
|
unsigned FrameIndex) const;
|
|
void lowerCRBitSpilling(MachineBasicBlock::iterator II,
|
|
unsigned FrameIndex) const;
|
|
void lowerCRBitRestore(MachineBasicBlock::iterator II,
|
|
unsigned FrameIndex) const;
|
|
void lowerVRSAVESpilling(MachineBasicBlock::iterator II,
|
|
unsigned FrameIndex) const;
|
|
void lowerVRSAVERestore(MachineBasicBlock::iterator II,
|
|
unsigned FrameIndex) const;
|
|
|
|
bool hasReservedSpillSlot(const MachineFunction &MF, unsigned Reg,
|
|
int &FrameIdx) const override;
|
|
void eliminateFrameIndex(MachineBasicBlock::iterator II,
|
|
int SPAdj, unsigned FIOperandNum,
|
|
RegScavenger *RS = nullptr) const override;
|
|
|
|
// Support for virtual base registers.
|
|
bool needsFrameBaseReg(MachineInstr *MI, int64_t Offset) const override;
|
|
void materializeFrameBaseRegister(MachineBasicBlock *MBB,
|
|
unsigned BaseReg, int FrameIdx,
|
|
int64_t Offset) const override;
|
|
void resolveFrameIndex(MachineInstr &MI, unsigned BaseReg,
|
|
int64_t Offset) const override;
|
|
bool isFrameOffsetLegal(const MachineInstr *MI,
|
|
int64_t Offset) const override;
|
|
|
|
// Debug information queries.
|
|
unsigned getFrameRegister(const MachineFunction &MF) const override;
|
|
|
|
// Base pointer (stack realignment) support.
|
|
unsigned getBaseRegister(const MachineFunction &MF) const;
|
|
bool hasBasePointer(const MachineFunction &MF) const;
|
|
bool canRealignStack(const MachineFunction &MF) const;
|
|
bool needsStackRealignment(const MachineFunction &MF) const override;
|
|
};
|
|
|
|
} // end namespace llvm
|
|
|
|
#endif
|