mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-21 03:29:40 +00:00
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@4740 91177308-0d34-0410-b5e6-96231b3b80d8
96 lines
3.6 KiB
C++
96 lines
3.6 KiB
C++
//===- X86InstructionInfo.h - X86 Instruction Information ---------*-C++-*-===//
|
|
//
|
|
// This file contains the X86 implementation of the MachineInstrInfo class.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef X86INSTRUCTIONINFO_H
|
|
#define X86INSTRUCTIONINFO_H
|
|
|
|
#include "llvm/Target/MachineInstrInfo.h"
|
|
#include "X86RegisterInfo.h"
|
|
|
|
/// X86II - This namespace holds all of the target specific flags that
|
|
/// instruction info tracks.
|
|
///
|
|
namespace X86II {
|
|
enum {
|
|
/// Void - Set if this instruction produces no value
|
|
Void = 1 << 0,
|
|
|
|
// TB - TwoByte - Set if this instruction has a two byte opcode, which
|
|
// starts with a 0x0F byte before the real opcode.
|
|
TB = 1 << 1,
|
|
|
|
|
|
};
|
|
}
|
|
|
|
class X86InstrInfo : public MachineInstrInfo {
|
|
const X86RegisterInfo RI;
|
|
public:
|
|
X86InstrInfo();
|
|
|
|
/// getRegisterInfo - MachineInstrInfo is a superset of MRegister info. As
|
|
/// such, whenever a client has an instance of instruction info, it should
|
|
/// always be able to get register info as well (through this method).
|
|
///
|
|
virtual const MRegisterInfo &getRegisterInfo() const { return RI; }
|
|
|
|
/// print - Print out an x86 instruction in intel syntax
|
|
///
|
|
virtual void print(const MachineInstr *MI, std::ostream &O,
|
|
const TargetMachine &TM) const;
|
|
|
|
|
|
//===--------------------------------------------------------------------===//
|
|
//
|
|
// These are stubs for pure virtual methods that should be factored out of
|
|
// MachineInstrInfo. We never call them, we don't want them, but we need
|
|
// stubs so that we can instatiate our class.
|
|
//
|
|
MachineOpCode getNOPOpCode() const { abort(); }
|
|
void CreateCodeToLoadConst(const TargetMachine& target, Function* F,
|
|
Value *V, Instruction *I,
|
|
std::vector<MachineInstr*>& mvec,
|
|
MachineCodeForInstruction& mcfi) const { abort(); }
|
|
void CreateCodeToCopyIntToFloat(const TargetMachine& target,
|
|
Function* F, Value* val, Instruction* dest,
|
|
std::vector<MachineInstr*>& mvec,
|
|
MachineCodeForInstruction& mcfi) const {
|
|
abort();
|
|
}
|
|
void CreateCodeToCopyFloatToInt(const TargetMachine& target, Function* F,
|
|
Value* val, Instruction* dest,
|
|
std::vector<MachineInstr*>& mvec,
|
|
MachineCodeForInstruction& mcfi)const {
|
|
abort();
|
|
}
|
|
void CreateCopyInstructionsByType(const TargetMachine& target,
|
|
Function* F, Value* src,
|
|
Instruction* dest,
|
|
std::vector<MachineInstr*>& mvec,
|
|
MachineCodeForInstruction& mcfi)const {
|
|
abort();
|
|
}
|
|
|
|
void CreateSignExtensionInstructions(const TargetMachine& target,
|
|
Function* F, Value* srcVal,
|
|
Value* destVal, unsigned numLowBits,
|
|
std::vector<MachineInstr*>& mvec,
|
|
MachineCodeForInstruction& mcfi) const {
|
|
abort();
|
|
}
|
|
|
|
void CreateZeroExtensionInstructions(const TargetMachine& target,
|
|
Function* F, Value* srcVal,
|
|
Value* destVal, unsigned srcSizeInBits,
|
|
std::vector<MachineInstr*>& mvec,
|
|
MachineCodeForInstruction& mcfi) const {
|
|
abort();
|
|
}
|
|
};
|
|
|
|
|
|
#endif
|