mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-07-28 20:29:21 +00:00
3ef1c8759a
take multiple cycles to decode. For the current if-converter clients (actually only ARM), the instructions that are predicated on false are not nops. They would still take machine cycles to decode. Micro-coded instructions such as LDM / STM can potentially take multiple cycles to decode. If-converter should take treat them as non-micro-coded simple instructions. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@113570 91177308-0d34-0410-b5e6-96231b3b80d8
41 lines
1.1 KiB
C++
41 lines
1.1 KiB
C++
//===-- Thumb2HazardRecognizer.h - Thumb2 Hazard Recognizers ----*- C++ -*-===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file defines hazard recognizers for scheduling Thumb2 functions on
|
|
// ARM processors.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef THUMB2HAZARDRECOGNIZER_H
|
|
#define THUMB2HAZARDRECOGNIZER_H
|
|
|
|
#include "llvm/CodeGen/PostRAHazardRecognizer.h"
|
|
|
|
namespace llvm {
|
|
|
|
class MachineInstr;
|
|
|
|
class Thumb2HazardRecognizer : public PostRAHazardRecognizer {
|
|
unsigned ITBlockSize; // No. of MIs in current IT block yet to be scheduled.
|
|
MachineInstr *ITBlockMIs[4];
|
|
|
|
public:
|
|
Thumb2HazardRecognizer(const InstrItineraryData *ItinData) :
|
|
PostRAHazardRecognizer(ItinData) {}
|
|
|
|
virtual HazardType getHazardType(SUnit *SU);
|
|
virtual void Reset();
|
|
virtual void EmitInstruction(SUnit *SU);
|
|
};
|
|
|
|
|
|
} // end namespace llvm
|
|
|
|
#endif // THUMB2HAZARDRECOGNIZER_H
|