mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-12-22 07:32:48 +00:00
9440e35b98
instructions in CellSPU as "Expand" so that they won't be generated. I added a "FIXME" so that this hack can be addressed and reverted once ISD::ROTR is supported in the .td files. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@55582 91177308-0d34-0410-b5e6-96231b3b80d8 |
||
---|---|---|
.. | ||
and_ops_more.ll | ||
and_ops.ll | ||
call_indirect.ll | ||
call.ll | ||
ctpop.ll | ||
dg.exp | ||
dp_farith.ll | ||
eqv.ll | ||
extract_elt.ll | ||
fcmp.ll | ||
fdiv.ll | ||
fneg-fabs.ll | ||
icmp8.ll | ||
icmp16.ll | ||
icmp32.ll | ||
immed16.ll | ||
immed32.ll | ||
immed64.ll | ||
int2fp.ll | ||
intrinsics_branch.ll | ||
intrinsics_float.ll | ||
intrinsics_logical.ll | ||
mul_ops.ll | ||
nand.ll | ||
or_ops.ll | ||
rotate_ops.ll | ||
select_bits.ll | ||
shift_ops.ll | ||
sp_farith.ll | ||
struct_1.ll | ||
vec_const.ll | ||
vecinsert.ll |