mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-07-25 14:30:32 +00:00
b55c8bed9d
sub-register indices and outputs a single super register which is formed from
a consecutive sequence of registers.
This is used as register allocation / coalescing aid and it is useful to
represent instructions that output register pairs / quads. For example,
v1024, v1025 = vload <address>
where v1024 and v1025 forms a register pair.
This really should be modelled as
v1024<3>, v1025<4> = vload <address>
but it would violate SSA property before register allocation is done.
Currently we use insert_subreg to form the super register:
v1026 = implicit_def
v1027 - insert_subreg v1026, v1024, 3
v1028 = insert_subreg v1027, v1025, 4
...
= use v1024
= use v1028
But this adds pseudo live interval overlap between v1024 and v1025.
We can now modeled it as
v1024, v1025 = vload <address>
v1026 = REG_SEQUENCE v1024, 3, v1025, 4
...
= use v1024
= use v1026
After coalescing, it will be
v1026<3>, v1025<4> = vload <address>
...
= use v1026<3>
= use v1026
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@102815 91177308-0d34-0410-b5e6-96231b3b80d8
81 lines
3.3 KiB
C++
81 lines
3.3 KiB
C++
//===-- llvm/Target/TargetOpcodes.h - Target Indep Opcodes ------*- C++ -*-===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file defines the target independent instruction opcodes.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef LLVM_TARGET_TARGETOPCODES_H
|
|
#define LLVM_TARGET_TARGETOPCODES_H
|
|
|
|
namespace llvm {
|
|
|
|
/// Invariant opcodes: All instruction sets have these as their low opcodes.
|
|
namespace TargetOpcode {
|
|
enum {
|
|
PHI = 0,
|
|
INLINEASM = 1,
|
|
DBG_LABEL = 2,
|
|
EH_LABEL = 3,
|
|
GC_LABEL = 4,
|
|
|
|
/// KILL - This instruction is a noop that is used only to adjust the
|
|
/// liveness of registers. This can be useful when dealing with
|
|
/// sub-registers.
|
|
KILL = 5,
|
|
|
|
/// EXTRACT_SUBREG - This instruction takes two operands: a register
|
|
/// that has subregisters, and a subregister index. It returns the
|
|
/// extracted subregister value. This is commonly used to implement
|
|
/// truncation operations on target architectures which support it.
|
|
EXTRACT_SUBREG = 6,
|
|
|
|
/// INSERT_SUBREG - This instruction takes three operands: a register
|
|
/// that has subregisters, a register providing an insert value, and a
|
|
/// subregister index. It returns the value of the first register with
|
|
/// the value of the second register inserted. The first register is
|
|
/// often defined by an IMPLICIT_DEF, as is commonly used to implement
|
|
/// anyext operations on target architectures which support it.
|
|
INSERT_SUBREG = 7,
|
|
|
|
/// IMPLICIT_DEF - This is the MachineInstr-level equivalent of undef.
|
|
IMPLICIT_DEF = 8,
|
|
|
|
/// SUBREG_TO_REG - This instruction is similar to INSERT_SUBREG except
|
|
/// that the first operand is an immediate integer constant. This constant
|
|
/// is often zero, as is commonly used to implement zext operations on
|
|
/// target architectures which support it, such as with x86-64 (with
|
|
/// zext from i32 to i64 via implicit zero-extension).
|
|
SUBREG_TO_REG = 9,
|
|
|
|
/// COPY_TO_REGCLASS - This instruction is a placeholder for a plain
|
|
/// register-to-register copy into a specific register class. This is only
|
|
/// used between instruction selection and MachineInstr creation, before
|
|
/// virtual registers have been created for all the instructions, and it's
|
|
/// only needed in cases where the register classes implied by the
|
|
/// instructions are insufficient. The actual MachineInstrs to perform
|
|
/// the copy are emitted with the TargetInstrInfo::copyRegToReg hook.
|
|
COPY_TO_REGCLASS = 10,
|
|
|
|
/// DBG_VALUE - a mapping of the llvm.dbg.value intrinsic
|
|
DBG_VALUE = 11,
|
|
|
|
/// REG_SEQUENCE - This variadic instruction is used to form a register that
|
|
/// represent a consecutive sequence of sub-registers. It's used as register
|
|
/// coalescing / allocation aid and must be eliminated before code emission.
|
|
/// e.g. v1027 = REG_SEQUENCE v1024, 3, v1025, 4, v1026, 5
|
|
/// After register coalescing references of v1024 should be replace with
|
|
/// v1027:3, v1025 with v1027:4, etc.
|
|
REG_SEQUENCE = 12
|
|
};
|
|
} // end namespace TargetOpcode
|
|
} // end namespace llvm
|
|
|
|
#endif
|