mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-09-01 19:29:22 +00:00
Most constant BUILD_VECTOR's are matched using ComplexPatterns which cover bitcasted as well as normal vectors. However, it doesn't seem to be possible to match ldi.[bhwd] in a type-agnostic manner (e.g. to support the widest range of immediates, it should be possible to use ldi.b to load v2i64) using TableGen so ldi.[bhwd] is matched using custom code in MipsSEISelDAGToDAG.cpp This made the majority of the constant splat BUILD_VECTOR lowering redundant. The only transformation remaining for constant splats is when an (up-to) 32-bit constant splat is possible but the value does not fit into a 10-bit signed integer. In this case, the BUILD_VECTOR is transformed into a bitcasted BUILD_VECTOR so that fill.[bhw] can be used to splat the vector from a GPR32 register (which is initialized using the usual lui/addui sequence). There are no additional tests since this is a re-implementation of previous functionality. The change is intended to make it easier to implement some of the upcoming instruction selection patches since they can rely on existing support for BUILD_VECTOR's in the DAGCombiner. compare_float.ll changed slightly because a BITCAST is no longer introduced during legalization. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@191299 91177308-0d34-0410-b5e6-96231b3b80d8
95 lines
3.6 KiB
C++
95 lines
3.6 KiB
C++
//===-- MipsSEISelDAGToDAG.h - A Dag to Dag Inst Selector for MipsSE -----===//
|
|
//
|
|
// The LLVM Compiler Infrastructure
|
|
//
|
|
// This file is distributed under the University of Illinois Open Source
|
|
// License. See LICENSE.TXT for details.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// Subclass of MipsDAGToDAGISel specialized for mips32/64.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef MIPSSEISELDAGTODAG_H
|
|
#define MIPSSEISELDAGTODAG_H
|
|
|
|
#include "MipsISelDAGToDAG.h"
|
|
|
|
namespace llvm {
|
|
|
|
class MipsSEDAGToDAGISel : public MipsDAGToDAGISel {
|
|
|
|
public:
|
|
explicit MipsSEDAGToDAGISel(MipsTargetMachine &TM) : MipsDAGToDAGISel(TM) {}
|
|
|
|
private:
|
|
|
|
virtual bool runOnMachineFunction(MachineFunction &MF);
|
|
|
|
void addDSPCtrlRegOperands(bool IsDef, MachineInstr &MI,
|
|
MachineFunction &MF);
|
|
|
|
unsigned getMSACtrlReg(const SDValue RegIdx) const;
|
|
|
|
bool replaceUsesWithZeroReg(MachineRegisterInfo *MRI, const MachineInstr&);
|
|
|
|
std::pair<SDNode*, SDNode*> selectMULT(SDNode *N, unsigned Opc, SDLoc dl,
|
|
EVT Ty, bool HasLo, bool HasHi);
|
|
|
|
SDNode *selectAddESubE(unsigned MOp, SDValue InFlag, SDValue CmpLHS,
|
|
SDLoc DL, SDNode *Node) const;
|
|
|
|
virtual bool selectAddrRegImm(SDValue Addr, SDValue &Base,
|
|
SDValue &Offset) const;
|
|
|
|
virtual bool selectAddrRegReg(SDValue Addr, SDValue &Base,
|
|
SDValue &Offset) const;
|
|
|
|
virtual bool selectAddrDefault(SDValue Addr, SDValue &Base,
|
|
SDValue &Offset) const;
|
|
|
|
virtual bool selectIntAddr(SDValue Addr, SDValue &Base,
|
|
SDValue &Offset) const;
|
|
|
|
virtual bool selectAddrRegImm12(SDValue Addr, SDValue &Base,
|
|
SDValue &Offset) const;
|
|
|
|
virtual bool selectIntAddrMM(SDValue Addr, SDValue &Base,
|
|
SDValue &Offset) const;
|
|
|
|
/// \brief Select constant vector splats.
|
|
virtual bool selectVSplat(SDNode *N, APInt &Imm) const;
|
|
/// \brief Select constant vector splats whose value fits in a given integer.
|
|
virtual bool selectVSplatCommon(SDValue N, SDValue &Imm, bool Signed,
|
|
unsigned ImmBitSize) const;
|
|
/// \brief Select constant vector splats whose value fits in a uimm3.
|
|
virtual bool selectVSplatUimm3(SDValue N, SDValue &Imm) const;
|
|
/// \brief Select constant vector splats whose value fits in a uimm4.
|
|
virtual bool selectVSplatUimm4(SDValue N, SDValue &Imm) const;
|
|
/// \brief Select constant vector splats whose value fits in a uimm5.
|
|
virtual bool selectVSplatUimm5(SDValue N, SDValue &Imm) const;
|
|
/// \brief Select constant vector splats whose value fits in a uimm6.
|
|
virtual bool selectVSplatUimm6(SDValue N, SDValue &Imm) const;
|
|
/// \brief Select constant vector splats whose value fits in a uimm8.
|
|
virtual bool selectVSplatUimm8(SDValue N, SDValue &Imm) const;
|
|
/// \brief Select constant vector splats whose value fits in a simm5.
|
|
virtual bool selectVSplatSimm5(SDValue N, SDValue &Imm) const;
|
|
/// \brief Select constant vector splats whose value is a power of 2.
|
|
virtual bool selectVSplatUimmPow2(SDValue N, SDValue &Imm) const;
|
|
|
|
virtual std::pair<bool, SDNode*> selectNode(SDNode *Node);
|
|
|
|
virtual void processFunctionAfterISel(MachineFunction &MF);
|
|
|
|
// Insert instructions to initialize the global base register in the
|
|
// first MBB of the function.
|
|
void initGlobalBaseReg(MachineFunction &MF);
|
|
};
|
|
|
|
FunctionPass *createMipsSEISelDag(MipsTargetMachine &TM);
|
|
|
|
}
|
|
|
|
#endif
|