mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-11-03 14:08:57 +00:00
8eaed0f63d
This matches the format produced by the AMD proprietary driver.
//==================================================================//
// Shell script for converting .ll test cases: (Pass the .ll files
you want to convert to this script as arguments).
//==================================================================//
; This was necessary on my system so that A-Z in sed would match only
; upper case. I'm not sure why.
export LC_ALL='C'
TEST_FILES="$*"
MATCHES=`grep -v Patterns SIInstructions.td | grep -o '"[A-Z0-9_]\+["e]' | grep -o '[A-Z0-9_]\+' | sort -r`
for f in $TEST_FILES; do
# Check that there are SI tests:
grep -q -e 'verde' -e 'bonaire' -e 'SI' -e 'tahiti' $f
if [ $? -eq 0 ]; then
for match in $MATCHES; do
sed -i -e "s/\([ :]$match\)/\L\1/" $f
done
# Try to get check lines with partial instruction names
sed -i 's/\(;[ ]*SI[A-Z\\-]*: \)\([A-Z_0-9]\+\)/\1\L\2/' $f
fi
done
sed -i -e 's/bb0_1/BB0_1/g' ../../../test/CodeGen/R600/infinite-loop.ll
sed -i -e 's/SI-NOT: bfe/SI-NOT: {{[^@]}}bfe/g'../../../test/CodeGen/R600/llvm.AMDGPU.bfe.*32.ll ../../../test/CodeGen/R600/sext-in-reg.ll
sed -i -e 's/exp_IEEE/EXP_IEEE/g' ../../../test/CodeGen/R600/llvm.exp2.ll
sed -i -e 's/numVgprs/NumVgprs/g' ../../../test/CodeGen/R600/register-count-comments.ll
sed -i 's/\(; CHECK[-NOT]*: \)\([A-Z_0-9]\+\)/\1\L\2/' ../../../test/CodeGen/R600/select64.ll ../../../test/CodeGen/R600/sgpr-copy.ll
//==================================================================//
// Shell script for converting .td files (run this last)
//==================================================================//
export LC_ALL='C'
sed -i -e '/Patterns/!s/\("[A-Z0-9_]\+[ "e]\)/\L\1/g' SIInstructions.td
sed -i -e 's/"EXP/"exp/g' SIInstrInfo.td
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@221350 91177308-0d34-0410-b5e6-96231b3b80d8
190 lines
6.5 KiB
LLVM
190 lines
6.5 KiB
LLVM
; RUN: llc -march=r600 -mcpu=SI < %s | FileCheck -check-prefix=SI -check-prefix=FUNC %s
|
|
|
|
declare float @llvm.minnum.f32(float, float) #0
|
|
declare <2 x float> @llvm.minnum.v2f32(<2 x float>, <2 x float>) #0
|
|
declare <4 x float> @llvm.minnum.v4f32(<4 x float>, <4 x float>) #0
|
|
declare <8 x float> @llvm.minnum.v8f32(<8 x float>, <8 x float>) #0
|
|
declare <16 x float> @llvm.minnum.v16f32(<16 x float>, <16 x float>) #0
|
|
|
|
; FUNC-LABEL: @test_fmin_f32
|
|
; SI: v_min_f32_e32
|
|
define void @test_fmin_f32(float addrspace(1)* %out, float %a, float %b) nounwind {
|
|
%val = call float @llvm.minnum.f32(float %a, float %b) #0
|
|
store float %val, float addrspace(1)* %out, align 4
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: @test_fmin_v2f32
|
|
; SI: v_min_f32_e32
|
|
; SI: v_min_f32_e32
|
|
define void @test_fmin_v2f32(<2 x float> addrspace(1)* %out, <2 x float> %a, <2 x float> %b) nounwind {
|
|
%val = call <2 x float> @llvm.minnum.v2f32(<2 x float> %a, <2 x float> %b) #0
|
|
store <2 x float> %val, <2 x float> addrspace(1)* %out, align 8
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: @test_fmin_v4f32
|
|
; SI: v_min_f32_e32
|
|
; SI: v_min_f32_e32
|
|
; SI: v_min_f32_e32
|
|
; SI: v_min_f32_e32
|
|
define void @test_fmin_v4f32(<4 x float> addrspace(1)* %out, <4 x float> %a, <4 x float> %b) nounwind {
|
|
%val = call <4 x float> @llvm.minnum.v4f32(<4 x float> %a, <4 x float> %b) #0
|
|
store <4 x float> %val, <4 x float> addrspace(1)* %out, align 16
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: @test_fmin_v8f32
|
|
; SI: v_min_f32_e32
|
|
; SI: v_min_f32_e32
|
|
; SI: v_min_f32_e32
|
|
; SI: v_min_f32_e32
|
|
; SI: v_min_f32_e32
|
|
; SI: v_min_f32_e32
|
|
; SI: v_min_f32_e32
|
|
; SI: v_min_f32_e32
|
|
define void @test_fmin_v8f32(<8 x float> addrspace(1)* %out, <8 x float> %a, <8 x float> %b) nounwind {
|
|
%val = call <8 x float> @llvm.minnum.v8f32(<8 x float> %a, <8 x float> %b) #0
|
|
store <8 x float> %val, <8 x float> addrspace(1)* %out, align 32
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: @test_fmin_v16f32
|
|
; SI: v_min_f32_e32
|
|
; SI: v_min_f32_e32
|
|
; SI: v_min_f32_e32
|
|
; SI: v_min_f32_e32
|
|
; SI: v_min_f32_e32
|
|
; SI: v_min_f32_e32
|
|
; SI: v_min_f32_e32
|
|
; SI: v_min_f32_e32
|
|
; SI: v_min_f32_e32
|
|
; SI: v_min_f32_e32
|
|
; SI: v_min_f32_e32
|
|
; SI: v_min_f32_e32
|
|
; SI: v_min_f32_e32
|
|
; SI: v_min_f32_e32
|
|
; SI: v_min_f32_e32
|
|
; SI: v_min_f32_e32
|
|
define void @test_fmin_v16f32(<16 x float> addrspace(1)* %out, <16 x float> %a, <16 x float> %b) nounwind {
|
|
%val = call <16 x float> @llvm.minnum.v16f32(<16 x float> %a, <16 x float> %b) #0
|
|
store <16 x float> %val, <16 x float> addrspace(1)* %out, align 64
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: @constant_fold_fmin_f32
|
|
; SI-NOT: v_min_f32_e32
|
|
; SI: v_mov_b32_e32 [[REG:v[0-9]+]], 1.0
|
|
; SI: buffer_store_dword [[REG]]
|
|
define void @constant_fold_fmin_f32(float addrspace(1)* %out) nounwind {
|
|
%val = call float @llvm.minnum.f32(float 1.0, float 2.0) #0
|
|
store float %val, float addrspace(1)* %out, align 4
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: @constant_fold_fmin_f32_nan_nan
|
|
; SI-NOT: v_min_f32_e32
|
|
; SI: v_mov_b32_e32 [[REG:v[0-9]+]], 0x7fc00000
|
|
; SI: buffer_store_dword [[REG]]
|
|
define void @constant_fold_fmin_f32_nan_nan(float addrspace(1)* %out) nounwind {
|
|
%val = call float @llvm.minnum.f32(float 0x7FF8000000000000, float 0x7FF8000000000000) #0
|
|
store float %val, float addrspace(1)* %out, align 4
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: @constant_fold_fmin_f32_val_nan
|
|
; SI-NOT: v_min_f32_e32
|
|
; SI: v_mov_b32_e32 [[REG:v[0-9]+]], 1.0
|
|
; SI: buffer_store_dword [[REG]]
|
|
define void @constant_fold_fmin_f32_val_nan(float addrspace(1)* %out) nounwind {
|
|
%val = call float @llvm.minnum.f32(float 1.0, float 0x7FF8000000000000) #0
|
|
store float %val, float addrspace(1)* %out, align 4
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: @constant_fold_fmin_f32_nan_val
|
|
; SI-NOT: v_min_f32_e32
|
|
; SI: v_mov_b32_e32 [[REG:v[0-9]+]], 1.0
|
|
; SI: buffer_store_dword [[REG]]
|
|
define void @constant_fold_fmin_f32_nan_val(float addrspace(1)* %out) nounwind {
|
|
%val = call float @llvm.minnum.f32(float 0x7FF8000000000000, float 1.0) #0
|
|
store float %val, float addrspace(1)* %out, align 4
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: @constant_fold_fmin_f32_p0_p0
|
|
; SI-NOT: v_min_f32_e32
|
|
; SI: v_mov_b32_e32 [[REG:v[0-9]+]], 0
|
|
; SI: buffer_store_dword [[REG]]
|
|
define void @constant_fold_fmin_f32_p0_p0(float addrspace(1)* %out) nounwind {
|
|
%val = call float @llvm.minnum.f32(float 0.0, float 0.0) #0
|
|
store float %val, float addrspace(1)* %out, align 4
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: @constant_fold_fmin_f32_p0_n0
|
|
; SI-NOT: v_min_f32_e32
|
|
; SI: v_mov_b32_e32 [[REG:v[0-9]+]], 0
|
|
; SI: buffer_store_dword [[REG]]
|
|
define void @constant_fold_fmin_f32_p0_n0(float addrspace(1)* %out) nounwind {
|
|
%val = call float @llvm.minnum.f32(float 0.0, float -0.0) #0
|
|
store float %val, float addrspace(1)* %out, align 4
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: @constant_fold_fmin_f32_n0_p0
|
|
; SI-NOT: v_min_f32_e32
|
|
; SI: v_mov_b32_e32 [[REG:v[0-9]+]], 0x80000000
|
|
; SI: buffer_store_dword [[REG]]
|
|
define void @constant_fold_fmin_f32_n0_p0(float addrspace(1)* %out) nounwind {
|
|
%val = call float @llvm.minnum.f32(float -0.0, float 0.0) #0
|
|
store float %val, float addrspace(1)* %out, align 4
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: @constant_fold_fmin_f32_n0_n0
|
|
; SI-NOT: v_min_f32_e32
|
|
; SI: v_mov_b32_e32 [[REG:v[0-9]+]], 0x80000000
|
|
; SI: buffer_store_dword [[REG]]
|
|
define void @constant_fold_fmin_f32_n0_n0(float addrspace(1)* %out) nounwind {
|
|
%val = call float @llvm.minnum.f32(float -0.0, float -0.0) #0
|
|
store float %val, float addrspace(1)* %out, align 4
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: @fmin_var_immediate_f32
|
|
; SI: v_min_f32_e64 {{v[0-9]+}}, 2.0, {{s[0-9]+}}
|
|
define void @fmin_var_immediate_f32(float addrspace(1)* %out, float %a) nounwind {
|
|
%val = call float @llvm.minnum.f32(float %a, float 2.0) #0
|
|
store float %val, float addrspace(1)* %out, align 4
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: @fmin_immediate_var_f32
|
|
; SI: v_min_f32_e64 {{v[0-9]+}}, 2.0, {{s[0-9]+}}
|
|
define void @fmin_immediate_var_f32(float addrspace(1)* %out, float %a) nounwind {
|
|
%val = call float @llvm.minnum.f32(float 2.0, float %a) #0
|
|
store float %val, float addrspace(1)* %out, align 4
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: @fmin_var_literal_f32
|
|
; SI: v_mov_b32_e32 [[REG:v[0-9]+]], 0x42c60000
|
|
; SI: v_min_f32_e32 {{v[0-9]+}}, {{s[0-9]+}}, [[REG]]
|
|
define void @fmin_var_literal_f32(float addrspace(1)* %out, float %a) nounwind {
|
|
%val = call float @llvm.minnum.f32(float %a, float 99.0) #0
|
|
store float %val, float addrspace(1)* %out, align 4
|
|
ret void
|
|
}
|
|
|
|
; FUNC-LABEL: @fmin_literal_var_f32
|
|
; SI: v_mov_b32_e32 [[REG:v[0-9]+]], 0x42c60000
|
|
; SI: v_min_f32_e32 {{v[0-9]+}}, {{s[0-9]+}}, [[REG]]
|
|
define void @fmin_literal_var_f32(float addrspace(1)* %out, float %a) nounwind {
|
|
%val = call float @llvm.minnum.f32(float 99.0, float %a) #0
|
|
store float %val, float addrspace(1)* %out, align 4
|
|
ret void
|
|
}
|
|
|
|
attributes #0 = { nounwind readnone }
|