llvm-6502/test/CodeGen/ARM64/vsetcc_fp.ll
Tim Northover 7b837d8c75 ARM64: initial backend import
This adds a second implementation of the AArch64 architecture to LLVM,
accessible in parallel via the "arm64" triple. The plan over the
coming weeks & months is to merge the two into a single backend,
during which time thorough code review should naturally occur.

Everything will be easier with the target in-tree though, hence this
commit.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@205090 91177308-0d34-0410-b5e6-96231b3b80d8
2014-03-29 10:18:08 +00:00

12 lines
455 B
LLVM

; RUN: llc < %s -march=arm64 -arm64-neon-syntax=apple -asm-verbose=false | FileCheck %s
define <2 x i32> @fcmp_one(<2 x float> %x, <2 x float> %y) nounwind optsize readnone {
; CHECK-LABEL: fcmp_one:
; CHECK-NEXT: fcmgt.2s [[REG:v[0-9]+]], v0, v1
; CHECK-NEXT: fcmgt.2s [[REG2:v[0-9]+]], v1, v0
; CHECK-NEXT: orr.8b v0, [[REG2]], [[REG]]
; CHECK-NEXT: ret
%tmp = fcmp one <2 x float> %x, %y
%or = sext <2 x i1> %tmp to <2 x i32>
ret <2 x i32> %or
}