This website requires JavaScript.
Explore
Mirrors
Help
Sign In
6502
/
llvm-6502
Watch
1
Star
0
Fork
0
You've already forked llvm-6502
mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced
2024-11-08 19:06:39 +00:00
Code
Issues
Projects
Releases
Wiki
Activity
284c1004f7
llvm-6502
/
test
/
CodeGen
/
Mips
History
Akira Hatanaka
e91ff1d135
MIPS DSP: ADDUH.QB instruction sub-class.
...
git-svn-id:
https://llvm.org/svn/llvm-project/llvm/trunk@164840
91177308-0d34-0410-b5e6-96231b3b80d8
2012-09-28 20:16:04 +00:00
..
2008-06-05-Carry.ll
2008-07-03-SRet.ll
2008-07-06-fadd64.ll
2008-07-07-Float2Int.ll
2008-07-07-FPExtend.ll
2008-07-07-IntDoubleConvertions.ll
2008-07-15-InternalConstant.ll
2008-07-15-SmallSection.ll
2008-07-16-SignExtInReg.ll
2008-07-22-Cstpool.ll
2008-07-23-fpcmp.ll
2008-07-29-icmp.ll
2008-07-31-fcopysign.ll
2008-08-01-AsmInline.ll
2008-08-03-fabs64.ll
2008-08-03-ReturnDouble.ll
2008-08-04-Bitconvert.ll
2008-08-06-Alloca.ll
2008-08-07-CC.ll
2008-08-07-FPRound.ll
2008-08-08-bswap.ll
2008-08-08-ctlz.ll
2008-10-13-LegalizerBug.ll
2008-11-10-xint_to_fp.ll
2009-11-16-CstPoolLoad.ll
2010-04-07-DbgValueOtherTargets.ll
2010-07-20-Switch.ll
2010-11-09-CountLeading.ll
2010-11-09-Mul.ll
2011-05-26-BranchKillsVreg.ll
addc.ll
alloca.ll
analyzebranch.ll
and1.ll
asm-large-immediate.ll
atomic.ll
blockaddr.ll
br-jmp.ll
brdelayslot.ll
bswap.ll
buildpairextractelementf64.ll
cmov.ll
constantfp0.ll
cprestore.ll
divrem.ll
double2int.ll
dsp-r1.ll
dsp-r2.ll
MIPS DSP: ADDUH.QB instruction sub-class.
2012-09-28 20:16:04 +00:00
eh.ll
extins.ll
fabs.ll
fastcc.ll
fcopysign-f32-f64.ll
fcopysign.ll
fmadd1.ll
fneg.ll
fp-indexed-ls.ll
fp-spill-reload.ll
fpbr.ll
frame-address.ll
frem.ll
global-address.ll
global-pointer-reg.ll
gprestore.ll
helloworld.ll
i64arg.ll
imm.ll
indirectcall.ll
init-array.ll
inlineasm64.ll
inlineasm_constraint.ll
inlineasm-cnstrnt-bad-I-1.ll
inlineasm-cnstrnt-bad-J.ll
inlineasm-cnstrnt-bad-K.ll
inlineasm-cnstrnt-bad-L.ll
inlineasm-cnstrnt-bad-N.ll
inlineasm-cnstrnt-bad-O.ll
inlineasm-cnstrnt-bad-P.ll
inlineasm-cnstrnt-reg64.ll
inlineasm-cnstrnt-reg.ll
inlineasm-operand-code.ll
inlineasmmemop.ll
internalfunc.ll
largeimm1.ll
largeimmprinting.ll
lb1.ll
lbu1.ll
lh1.ll
lhu1.ll
lit.local.cfg
load-store-left-right.ll
longbranch.ll
machineverifier.ll
madd-msub.ll
memcpy.ll
mips64-fp-indexed-ls.ll
mips64countleading.ll
mips64directive.ll
mips64ext.ll
mips64extins.ll
mips64fpimm0.ll
mips64fpldst.ll
mips64imm.ll
mips64instrs.ll
mips64intldst.ll
mips64lea.ll
mips64load-store-left-right.ll
mips64muldiv.ll
mips64shift.ll
mipslopat.ll
neg1.ll
not1.ll
null.ll
o32_cc_byval.ll
o32_cc_vararg.ll
o32_cc.ll
or1.ll
private.ll
ra-allocatable.ll
rdhwr-directives.ll
return_address.ll
return-vector-float4.ll
rotate.ll
sb1.ll
select.ll
selectcc.ll
sh1.ll
shift-parts.ll
sitofp-selectcc-opt.ll
sll1.ll
sll2.ll
small-section-reserve-gp.ll
sra1.ll
sra2.ll
srl1.ll
srl2.ll
stacksize.ll
sub1.ll
sub2.ll
swzero.ll
tls-alias.ll
tls-models.ll
tls.ll
uitofp.ll
ul1.ll
unalignedload.ll
vector-load-store.ll
weak.ll
xor1.ll
zeroreg.ll