6502/llvm-6502
1
0
Fork 0
mirror of https://github.com/c64scene-ar/llvm-6502.git synced 2024-12-16 11:30:51 +00:00
Code Issues Projects Releases Wiki Activity
2a3e343d86
llvm-6502/lib/Target/AArch64
History
Tim Northover 07786c2f09 AArch64 & ARM: refactor crypto intrinsics to take scalars 
Some of the SHA instructions take a scalar i32 as one argument (largely because
they work on 160-bit hash fragments). This wasn't reflected in the IR
previously, with ARM and AArch64 choosing different types (<4 x i32> and <1 x
i32> respectively) which was ugly.

This makes all the affected intrinsics take a uniform "i32", allowing them to
become non-polymorphic at the same time.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@200706 91177308-0d34-0410-b5e6-96231b3b80d8
2014-02-03 17:27:49 +00:00
..
AsmParser Change MCStreamer EmitInstruction interface to take subtarget info 2014-01-28 23:12:42 +00:00
Disassembler Remove unnecessary include of AArch64GenInstrInfo.inc from AArch64Disassembler.cpp. None of the GET_ defines were set that would make the include do anything. 2014-02-03 06:33:17 +00:00
InstPrinter
MCTargetDesc Propagate MCSubtargetInfo through TableGen's getBinaryCodeForInstr() 2014-01-28 23:13:18 +00:00
TargetInfo
Utils
AArch64.h
AArch64.td
AArch64AsmPrinter.cpp Change MCStreamer EmitInstruction interface to take subtarget info 2014-01-28 23:12:42 +00:00
AArch64AsmPrinter.h
AArch64BranchFixupPass.cpp
AArch64CallingConv.td
AArch64FrameLowering.cpp
AArch64FrameLowering.h
AArch64InstrFormats.td
AArch64InstrInfo.cpp
AArch64InstrInfo.h
AArch64InstrInfo.td
AArch64InstrNEON.td AArch64 & ARM: refactor crypto intrinsics to take scalars 2014-02-03 17:27:49 +00:00
AArch64ISelDAGToDAG.cpp
AArch64ISelLowering.cpp [AArch64] Custom lower concat_vector patterns with v4i16, v4i32, v8i8, v8i16, v16i8 types. 2014-01-30 21:46:54 +00:00
AArch64ISelLowering.h [AArch64 NEON] Try to generate CONCAT_VECTOR when lowering BUILD_VECTOR or SHUFFLE_VECTOR. 2014-01-27 02:53:54 +00:00
AArch64MachineFunctionInfo.cpp
AArch64MachineFunctionInfo.h
AArch64MCInstLower.cpp
AArch64RegisterInfo.cpp
AArch64RegisterInfo.h
AArch64RegisterInfo.td [AArch64] Removed unused i8 type from FPR8 register class. 2014-01-24 22:36:53 +00:00
AArch64Schedule.td
AArch64SelectionDAGInfo.cpp
AArch64SelectionDAGInfo.h
AArch64Subtarget.cpp
AArch64Subtarget.h
AArch64TargetMachine.cpp
AArch64TargetMachine.h
AArch64TargetObjectFile.cpp
AArch64TargetObjectFile.h
CMakeLists.txt
LLVMBuild.txt
Makefile
README.txt

README.txt 

This file will contain changes that need to be made before AArch64 can become an
officially supported target. Currently a placeholder.