mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-03 15:29:28 +00:00
9bdd785014
Some ARM CPUs only support ARM mode (ancient v4 ones, for example) and some only support Thumb mode (M-class ones currently). This makes sure such CPUs default to the correct mode and makes the AsmParser diagnose an attempt to switch modes incorrectly. rdar://14024354 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@183710 91177308-0d34-0410-b5e6-96231b3b80d8
25 lines
593 B
ArmAsm
25 lines
593 B
ArmAsm
@@ test st_value bit 0 of thumb function
|
|
@ RUN: llvm-mc %s -triple=armv4t-freebsd-eabi -filetype=obj -o - | \
|
|
@ RUN: llvm-readobj -r | FileCheck %s
|
|
|
|
|
|
.syntax unified
|
|
.text
|
|
.globl f
|
|
.align 2
|
|
.type f,%function
|
|
.code 16
|
|
.thumb_func
|
|
f:
|
|
push {r7, lr}
|
|
mov r7, sp
|
|
bl g
|
|
pop {r7, pc}
|
|
|
|
@@ make sure an R_ARM_THM_CALL relocation is generated for the call to g
|
|
@CHECK: Relocations [
|
|
@CHECK-NEXT: Section (2) .rel.text {
|
|
@CHECK-NEXT: 0x4 R_ARM_THM_CALL g 0x0
|
|
@CHECK-NEXT: }
|
|
@CHECK-NEXT: ]
|