mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-08-04 07:29:20 +00:00
2df483efb3
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@164750 91177308-0d34-0410-b5e6-96231b3b80d8
110 lines
3.6 KiB
LLVM
110 lines
3.6 KiB
LLVM
; RUN: llc -march=mipsel -mattr=+dspr2 < %s | FileCheck %s
|
|
|
|
define i64 @test__builtin_mips_dpa_w_ph1(i32 %i0, i32, i64 %a0, i32 %a1.coerce, i32 %a2.coerce) nounwind readnone {
|
|
entry:
|
|
; CHECK: dpa.w.ph
|
|
|
|
%1 = bitcast i32 %a1.coerce to <2 x i16>
|
|
%2 = bitcast i32 %a2.coerce to <2 x i16>
|
|
%3 = tail call i64 @llvm.mips.dpa.w.ph(i64 %a0, <2 x i16> %1, <2 x i16> %2)
|
|
ret i64 %3
|
|
}
|
|
|
|
declare i64 @llvm.mips.dpa.w.ph(i64, <2 x i16>, <2 x i16>) nounwind readnone
|
|
|
|
define i64 @test__builtin_mips_dps_w_ph1(i32 %i0, i32, i64 %a0, i32 %a1.coerce, i32 %a2.coerce) nounwind readnone {
|
|
entry:
|
|
; CHECK: dps.w.ph
|
|
|
|
%1 = bitcast i32 %a1.coerce to <2 x i16>
|
|
%2 = bitcast i32 %a2.coerce to <2 x i16>
|
|
%3 = tail call i64 @llvm.mips.dps.w.ph(i64 %a0, <2 x i16> %1, <2 x i16> %2)
|
|
ret i64 %3
|
|
}
|
|
|
|
declare i64 @llvm.mips.dps.w.ph(i64, <2 x i16>, <2 x i16>) nounwind readnone
|
|
|
|
define i64 @test__builtin_mips_mulsa_w_ph1(i32 %i0, i32, i64 %a0, i32 %a1.coerce, i32 %a2.coerce) nounwind readnone {
|
|
entry:
|
|
; CHECK: mulsa.w.ph
|
|
|
|
%1 = bitcast i32 %a1.coerce to <2 x i16>
|
|
%2 = bitcast i32 %a2.coerce to <2 x i16>
|
|
%3 = tail call i64 @llvm.mips.mulsa.w.ph(i64 %a0, <2 x i16> %1, <2 x i16> %2)
|
|
ret i64 %3
|
|
}
|
|
|
|
declare i64 @llvm.mips.mulsa.w.ph(i64, <2 x i16>, <2 x i16>) nounwind readnone
|
|
|
|
define i64 @test__builtin_mips_dpax_w_ph1(i32 %i0, i32, i64 %a0, i32 %a1.coerce, i32 %a2.coerce) nounwind readnone {
|
|
entry:
|
|
; CHECK: dpax.w.ph
|
|
|
|
%1 = bitcast i32 %a1.coerce to <2 x i16>
|
|
%2 = bitcast i32 %a2.coerce to <2 x i16>
|
|
%3 = tail call i64 @llvm.mips.dpax.w.ph(i64 %a0, <2 x i16> %1, <2 x i16> %2)
|
|
ret i64 %3
|
|
}
|
|
|
|
declare i64 @llvm.mips.dpax.w.ph(i64, <2 x i16>, <2 x i16>) nounwind readnone
|
|
|
|
define i64 @test__builtin_mips_dpsx_w_ph1(i32 %i0, i32, i64 %a0, i32 %a1.coerce, i32 %a2.coerce) nounwind readnone {
|
|
entry:
|
|
; CHECK: dpsx.w.ph
|
|
|
|
%1 = bitcast i32 %a1.coerce to <2 x i16>
|
|
%2 = bitcast i32 %a2.coerce to <2 x i16>
|
|
%3 = tail call i64 @llvm.mips.dpsx.w.ph(i64 %a0, <2 x i16> %1, <2 x i16> %2)
|
|
ret i64 %3
|
|
}
|
|
|
|
declare i64 @llvm.mips.dpsx.w.ph(i64, <2 x i16>, <2 x i16>) nounwind readnone
|
|
|
|
define i64 @test__builtin_mips_dpaqx_s_w_ph1(i32 %i0, i32, i64 %a0, i32 %a1.coerce, i32 %a2.coerce) nounwind {
|
|
entry:
|
|
; CHECK: dpaqx_s.w.ph
|
|
|
|
%1 = bitcast i32 %a1.coerce to <2 x i16>
|
|
%2 = bitcast i32 %a2.coerce to <2 x i16>
|
|
%3 = tail call i64 @llvm.mips.dpaqx.s.w.ph(i64 %a0, <2 x i16> %1, <2 x i16> %2)
|
|
ret i64 %3
|
|
}
|
|
|
|
declare i64 @llvm.mips.dpaqx.s.w.ph(i64, <2 x i16>, <2 x i16>) nounwind
|
|
|
|
define i64 @test__builtin_mips_dpaqx_sa_w_ph1(i32 %i0, i32, i64 %a0, i32 %a1.coerce, i32 %a2.coerce) nounwind {
|
|
entry:
|
|
; CHECK: dpaqx_sa.w.ph
|
|
|
|
%1 = bitcast i32 %a1.coerce to <2 x i16>
|
|
%2 = bitcast i32 %a2.coerce to <2 x i16>
|
|
%3 = tail call i64 @llvm.mips.dpaqx.sa.w.ph(i64 %a0, <2 x i16> %1, <2 x i16> %2)
|
|
ret i64 %3
|
|
}
|
|
|
|
declare i64 @llvm.mips.dpaqx.sa.w.ph(i64, <2 x i16>, <2 x i16>) nounwind
|
|
|
|
define i64 @test__builtin_mips_dpsqx_s_w_ph1(i32 %i0, i32, i64 %a0, i32 %a1.coerce, i32 %a2.coerce) nounwind {
|
|
entry:
|
|
; CHECK: dpsqx_s.w.ph
|
|
|
|
%1 = bitcast i32 %a1.coerce to <2 x i16>
|
|
%2 = bitcast i32 %a2.coerce to <2 x i16>
|
|
%3 = tail call i64 @llvm.mips.dpsqx.s.w.ph(i64 %a0, <2 x i16> %1, <2 x i16> %2)
|
|
ret i64 %3
|
|
}
|
|
|
|
declare i64 @llvm.mips.dpsqx.s.w.ph(i64, <2 x i16>, <2 x i16>) nounwind
|
|
|
|
define i64 @test__builtin_mips_dpsqx_sa_w_ph1(i32 %i0, i32, i64 %a0, i32 %a1.coerce, i32 %a2.coerce) nounwind {
|
|
entry:
|
|
; CHECK: dpsqx_sa.w.ph
|
|
|
|
%1 = bitcast i32 %a1.coerce to <2 x i16>
|
|
%2 = bitcast i32 %a2.coerce to <2 x i16>
|
|
%3 = tail call i64 @llvm.mips.dpsqx.sa.w.ph(i64 %a0, <2 x i16> %1, <2 x i16> %2)
|
|
ret i64 %3
|
|
}
|
|
|
|
declare i64 @llvm.mips.dpsqx.sa.w.ph(i64, <2 x i16>, <2 x i16>) nounwind
|