llvm-6502/test/CodeGen/Mips/mips16_32_8.ll
Reed Kotler a430cb613b This patch enables llvm to switch between compiling for mips32/mips64
and mips16 on a per function basis.

Because this patch is somewhat involved I have provide an overview of the
key pieces of it.

The patch is written so as to not change the behavior of the non mixed
mode. We have tested this a lot but it is something new to switch subtargets
so we don't want any chance of regression in the mainline compiler until
we have more confidence in this.

Mips32/64 are very different from Mip16 as is the case of ARM vs Thumb1.
For that reason there are derived versions of the register info, frame info, 
instruction info and instruction selection classes.

Now we register three separate passes for instruction selection.
One which is used to switch subtargets (MipsModuleISelDAGToDAG.cpp) and then
one for each of the current subtargets (Mips16ISelDAGToDAG.cpp and
MipsSEISelDAGToDAG.cpp).

When the ModuleISel pass runs, it determines if there is a need to switch
subtargets and if so, the owning pointers in MipsTargetMachine are
appropriately changed.

When 16Isel or SEIsel is run, they will return immediately without doing
any work if the current subtarget mode does not apply to them.

In addition, MipsAsmPrinter needs to be reset on a function basis.

The pass BasicTargetTransformInfo is substituted with a null pass since the
pass is immutable and really needs to be a function pass for it to be
used with changing subtargets. This will be fixed in a follow on patch.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@179118 91177308-0d34-0410-b5e6-96231b3b80d8
2013-04-09 19:46:01 +00:00

75 lines
2.8 KiB
LLVM

; RUN: llc -march=mipsel -mcpu=mips32 -relocation-model=static -O3 < %s -mips-mixed-16-32 | FileCheck %s -check-prefix=32
@x = global float 1.000000e+00, align 4
@y = global float 0x4007333340000000, align 4
@i = common global i32 0, align 4
@f = common global float 0.000000e+00, align 4
@.str = private unnamed_addr constant [8 x i8] c"f = %f\0A\00", align 1
@.str1 = private unnamed_addr constant [11 x i8] c"hello %i \0A\00", align 1
@.str2 = private unnamed_addr constant [13 x i8] c"goodbye %i \0A\00", align 1
define void @foo() #0 {
entry:
store i32 10, i32* @i, align 4
ret void
}
; 32: .set mips16 # @foo
; 32: .ent foo
; 32: save {{.+}}
; 32: restore {{.+}}
; 32: .end foo
define void @nofoo() #1 {
entry:
store i32 20, i32* @i, align 4
%0 = load float* @x, align 4
%1 = load float* @y, align 4
%add = fadd float %0, %1
store float %add, float* @f, align 4
%2 = load float* @f, align 4
%conv = fpext float %2 to double
%call = call i32 (i8*, ...)* @printf(i8* getelementptr inbounds ([8 x i8]* @.str, i32 0, i32 0), double %conv)
ret void
}
; 32: .set nomips16 # @nofoo
; 32: .ent nofoo
; 32: .set noreorder
; 32: .set nomacro
; 32: .set noat
; 32: add.s {{.+}}
; 32: mfc1 {{.+}}
; 32: .set at
; 32: .set macro
; 32: .set reorder
; 32: .end nofoo
declare i32 @printf(i8*, ...) #2
define i32 @main() #3 {
entry:
call void @foo()
%0 = load i32* @i, align 4
%call = call i32 (i8*, ...)* @printf(i8* getelementptr inbounds ([11 x i8]* @.str1, i32 0, i32 0), i32 %0)
call void @nofoo()
%1 = load i32* @i, align 4
%call1 = call i32 (i8*, ...)* @printf(i8* getelementptr inbounds ([13 x i8]* @.str2, i32 0, i32 0), i32 %1)
ret i32 0
}
; 32: .set nomips16 # @main
; 32: .ent main
; 32: .set noreorder
; 32: .set nomacro
; 32: .set noat
; 32: jr $ra
; 32: .set at
; 32: .set macro
; 32: .set reorder
; 32: .end main
attributes #0 = { nounwind "less-precise-fpmad"="false" "mips16" "no-frame-pointer-elim"="false" "no-frame-pointer-elim-non-leaf"="true" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #1 = { nounwind "less-precise-fpmad"="false" "no-frame-pointer-elim"="false" "no-frame-pointer-elim-non-leaf"="true" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "nomips16" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #2 = { "less-precise-fpmad"="false" "no-frame-pointer-elim"="false" "no-frame-pointer-elim-non-leaf"="true" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #3 = { nounwind "less-precise-fpmad"="false" "no-frame-pointer-elim"="false" "no-frame-pointer-elim-non-leaf"="true" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "unsafe-fp-math"="false" "use-soft-float"="false" }