mirror of
https://github.com/c64scene-ar/llvm-6502.git
synced 2024-07-27 13:29:50 +00:00
d8149c1bef
parameters if SM >= 2.0 - Update test cases to be more robust against register allocation changes - Bump up the number of registers to 128 per type - Include Python script to re-generate register file with any number of registers git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@133736 91177308-0d34-0410-b5e6-96231b3b80d8
16 lines
366 B
LLVM
16 lines
366 B
LLVM
; RUN: llc < %s -march=ptx32 | FileCheck %s
|
|
|
|
define ptx_device float @t1_f32(float %x) {
|
|
; CHECK: neg.f32 r{{[0-9]+}}, r{{[0-9]+}};
|
|
; CHECK-NEXT: ret;
|
|
%y = fsub float -0.000000e+00, %x
|
|
ret float %y
|
|
}
|
|
|
|
define ptx_device double @t1_f64(double %x) {
|
|
; CHECK: neg.f64 rd{{[0-9]+}}, rd{{[0-9]+}};
|
|
; CHECK-NEXT: ret;
|
|
%y = fsub double -0.000000e+00, %x
|
|
ret double %y
|
|
}
|